Wiresizing with buffer placement and sizing for power-delay tradeoffs
- Jatan C. Shah
- , Sachin S. Sapatnekar
Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
7
Link opens in a new tab
Scopus
citations