VLSI architectures for lattice structure based orthonormal discrete wavelet transforms

Tracy C. Denk, Keshab K Parhi

Research output: Contribution to journalArticle

49 Citations (Scopus)

Abstract

This brief presents efficient single-rate architectures for the one-dimensional orthonormal discrete wavelet transform (DWT). This brief makes two contributions. First, we show that architectures that are based on the quadrature mirror filter (QMF) lattice structure require approximately half the number of multipliers and adders than corresponding direct-form structures. Second, we present techniques for mapping the 1-D orthonormal DWT to folded and digit-serial architectures which are based on the QMF lattice structure. For folded architectures, we discuss two techniques for mapping the QMF lattice structure to hardware. For digit-serial architectures, we show that any two-channel subband system can be implemented using digit-serial processing techniques by utilizing the polyphase decomposition. Using this result, we describe an orthonormal DWT architecture which uses the QMF lattice structure and digit-serial processing techniques. The proposed folded and digit-serial QMF lattice structures are attractive choices for implementations of the orthonormal DWT which require low area and low power dissipation.

Original languageEnglish (US)
Pages (from-to)129-132
Number of pages4
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume44
Issue number2
DOIs
StatePublished - Dec 1 1997

Fingerprint

Discrete wavelet transforms
Digital filters
Adders
Processing
Energy dissipation
Decomposition
Hardware

Cite this

@article{79b2719f9a8e45d7b386a0c08402cbed,
title = "VLSI architectures for lattice structure based orthonormal discrete wavelet transforms",
abstract = "This brief presents efficient single-rate architectures for the one-dimensional orthonormal discrete wavelet transform (DWT). This brief makes two contributions. First, we show that architectures that are based on the quadrature mirror filter (QMF) lattice structure require approximately half the number of multipliers and adders than corresponding direct-form structures. Second, we present techniques for mapping the 1-D orthonormal DWT to folded and digit-serial architectures which are based on the QMF lattice structure. For folded architectures, we discuss two techniques for mapping the QMF lattice structure to hardware. For digit-serial architectures, we show that any two-channel subband system can be implemented using digit-serial processing techniques by utilizing the polyphase decomposition. Using this result, we describe an orthonormal DWT architecture which uses the QMF lattice structure and digit-serial processing techniques. The proposed folded and digit-serial QMF lattice structures are attractive choices for implementations of the orthonormal DWT which require low area and low power dissipation.",
author = "Denk, {Tracy C.} and Parhi, {Keshab K}",
year = "1997",
month = "12",
day = "1",
doi = "10.1109/82.554448",
language = "English (US)",
volume = "44",
pages = "129--132",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - VLSI architectures for lattice structure based orthonormal discrete wavelet transforms

AU - Denk, Tracy C.

AU - Parhi, Keshab K

PY - 1997/12/1

Y1 - 1997/12/1

N2 - This brief presents efficient single-rate architectures for the one-dimensional orthonormal discrete wavelet transform (DWT). This brief makes two contributions. First, we show that architectures that are based on the quadrature mirror filter (QMF) lattice structure require approximately half the number of multipliers and adders than corresponding direct-form structures. Second, we present techniques for mapping the 1-D orthonormal DWT to folded and digit-serial architectures which are based on the QMF lattice structure. For folded architectures, we discuss two techniques for mapping the QMF lattice structure to hardware. For digit-serial architectures, we show that any two-channel subband system can be implemented using digit-serial processing techniques by utilizing the polyphase decomposition. Using this result, we describe an orthonormal DWT architecture which uses the QMF lattice structure and digit-serial processing techniques. The proposed folded and digit-serial QMF lattice structures are attractive choices for implementations of the orthonormal DWT which require low area and low power dissipation.

AB - This brief presents efficient single-rate architectures for the one-dimensional orthonormal discrete wavelet transform (DWT). This brief makes two contributions. First, we show that architectures that are based on the quadrature mirror filter (QMF) lattice structure require approximately half the number of multipliers and adders than corresponding direct-form structures. Second, we present techniques for mapping the 1-D orthonormal DWT to folded and digit-serial architectures which are based on the QMF lattice structure. For folded architectures, we discuss two techniques for mapping the QMF lattice structure to hardware. For digit-serial architectures, we show that any two-channel subband system can be implemented using digit-serial processing techniques by utilizing the polyphase decomposition. Using this result, we describe an orthonormal DWT architecture which uses the QMF lattice structure and digit-serial processing techniques. The proposed folded and digit-serial QMF lattice structures are attractive choices for implementations of the orthonormal DWT which require low area and low power dissipation.

UR - http://www.scopus.com/inward/record.url?scp=0031078933&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031078933&partnerID=8YFLogxK

U2 - 10.1109/82.554448

DO - 10.1109/82.554448

M3 - Article

VL - 44

SP - 129

EP - 132

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 2

ER -