VLSI Architectures for Discrete Wavelet Transforms

Keshab K Parhi, Takao Nishitani

Research output: Contribution to journalArticle

244 Citations (Scopus)

Abstract

This paper presents two classes of novel VLSI architectures, referred to as the folded architecture and the digit-serial architecture, for implementation of one-and two-dimensional discrete wavelet transforms. In the one-dimensional folded architecture, the computations of all wavelet levels are folded to the same low-pass and high-pass filters. The number of registers in the folded architecture is minimized by the use of a generalized life time analysis. The converter units are synthesized with minimum number of registers using forward-backward allocation. The advantage of the folded architecture is low latency and its drawbacks are increased hardware area, less than 100% hardware utilization, and complex routing and interconnection required by the converters used in this architecture. These drawbacks are eliminated in the alternate digit-serial architecture which requires simpler control circuits, routing, and interconnection, achieves complete hardware utilization, and requires lower power, at the expense of an increase in the system latency and some constraints on the wordlength. In latency-critical applications, we propose the use of the folded architecture. If latency is not so critical, we propose the use of the digit-serial architecture. The use of a combined folded and digit-serial architecture is proposed for implementation of two-dimensional discrete wavelet transforms.

Original languageEnglish (US)
Pages (from-to)191-202
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume1
Issue number2
DOIs
StatePublished - Jan 1 1993

Fingerprint

Discrete wavelet transforms
Hardware
High pass filters
Networks (circuits)

Cite this

VLSI Architectures for Discrete Wavelet Transforms. / Parhi, Keshab K; Nishitani, Takao.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 1, No. 2, 01.01.1993, p. 191-202.

Research output: Contribution to journalArticle

@article{7fb408aa81244116927bd3f89966e5b4,
title = "VLSI Architectures for Discrete Wavelet Transforms",
abstract = "This paper presents two classes of novel VLSI architectures, referred to as the folded architecture and the digit-serial architecture, for implementation of one-and two-dimensional discrete wavelet transforms. In the one-dimensional folded architecture, the computations of all wavelet levels are folded to the same low-pass and high-pass filters. The number of registers in the folded architecture is minimized by the use of a generalized life time analysis. The converter units are synthesized with minimum number of registers using forward-backward allocation. The advantage of the folded architecture is low latency and its drawbacks are increased hardware area, less than 100{\%} hardware utilization, and complex routing and interconnection required by the converters used in this architecture. These drawbacks are eliminated in the alternate digit-serial architecture which requires simpler control circuits, routing, and interconnection, achieves complete hardware utilization, and requires lower power, at the expense of an increase in the system latency and some constraints on the wordlength. In latency-critical applications, we propose the use of the folded architecture. If latency is not so critical, we propose the use of the digit-serial architecture. The use of a combined folded and digit-serial architecture is proposed for implementation of two-dimensional discrete wavelet transforms.",
author = "Parhi, {Keshab K} and Takao Nishitani",
year = "1993",
month = "1",
day = "1",
doi = "10.1109/92.238416",
language = "English (US)",
volume = "1",
pages = "191--202",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - VLSI Architectures for Discrete Wavelet Transforms

AU - Parhi, Keshab K

AU - Nishitani, Takao

PY - 1993/1/1

Y1 - 1993/1/1

N2 - This paper presents two classes of novel VLSI architectures, referred to as the folded architecture and the digit-serial architecture, for implementation of one-and two-dimensional discrete wavelet transforms. In the one-dimensional folded architecture, the computations of all wavelet levels are folded to the same low-pass and high-pass filters. The number of registers in the folded architecture is minimized by the use of a generalized life time analysis. The converter units are synthesized with minimum number of registers using forward-backward allocation. The advantage of the folded architecture is low latency and its drawbacks are increased hardware area, less than 100% hardware utilization, and complex routing and interconnection required by the converters used in this architecture. These drawbacks are eliminated in the alternate digit-serial architecture which requires simpler control circuits, routing, and interconnection, achieves complete hardware utilization, and requires lower power, at the expense of an increase in the system latency and some constraints on the wordlength. In latency-critical applications, we propose the use of the folded architecture. If latency is not so critical, we propose the use of the digit-serial architecture. The use of a combined folded and digit-serial architecture is proposed for implementation of two-dimensional discrete wavelet transforms.

AB - This paper presents two classes of novel VLSI architectures, referred to as the folded architecture and the digit-serial architecture, for implementation of one-and two-dimensional discrete wavelet transforms. In the one-dimensional folded architecture, the computations of all wavelet levels are folded to the same low-pass and high-pass filters. The number of registers in the folded architecture is minimized by the use of a generalized life time analysis. The converter units are synthesized with minimum number of registers using forward-backward allocation. The advantage of the folded architecture is low latency and its drawbacks are increased hardware area, less than 100% hardware utilization, and complex routing and interconnection required by the converters used in this architecture. These drawbacks are eliminated in the alternate digit-serial architecture which requires simpler control circuits, routing, and interconnection, achieves complete hardware utilization, and requires lower power, at the expense of an increase in the system latency and some constraints on the wordlength. In latency-critical applications, we propose the use of the folded architecture. If latency is not so critical, we propose the use of the digit-serial architecture. The use of a combined folded and digit-serial architecture is proposed for implementation of two-dimensional discrete wavelet transforms.

UR - http://www.scopus.com/inward/record.url?scp=0027612122&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027612122&partnerID=8YFLogxK

U2 - 10.1109/92.238416

DO - 10.1109/92.238416

M3 - Article

AN - SCOPUS:0027612122

VL - 1

SP - 191

EP - 202

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 2

ER -