Viterbi decoder architecture for interleaved convolutional code

Jun Jin Kong, Keshab K Parhi

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


In this paper, an area efficient high speed Viterbi decoder architecture, which is based on the state-parallel architecture with register exchange path memory structure, for interleaved convolutional code is proposed. By replacing each delay (or storage) element in state metrics memory (or path metrics memory) and path memory (or survival memory) with I delays, interleaved Viterbi decoder is obtained. The decoding speed of this decoder architecture is as fast as the operating clock speed. The latency of proposed interleaved Viterbi decoder is "decoding depth (DD) × interleaving degree (I)", which is linearly increased with the interleaving degree 1.

Original languageEnglish (US)
Pages (from-to)1934-1937
Number of pages4
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
StatePublished - 2002
EventThe Thirty-Sixth Asilomar Conference on Signals Systems and Computers - Pacific Groove, CA, United States
Duration: Nov 3 2002Nov 6 2002


Dive into the research topics of 'Viterbi decoder architecture for interleaved convolutional code'. Together they form a unique fingerprint.

Cite this