Video Data Format Converters Using Minimum Number of Registers

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

This paper considers the implementation of video data format converters using a minimum number of registers. A systematic lifetime analysis of the variables is carried out to determine the latency and the minimum number of registers needed for the converter. The technique of obtaining the minimum number of registers is illustrated using four classes of data format converters: line-by-line to column-by-column, line-by-line to interleaved skewed one-dimensional block format, line-by-line to interleaved two-dimensional block format, and line-by-line to zigzag format. Closed-form expressions for minimum number of registers in these converters are obtained in terms of the number of input and output pixels processed per cycle and the number of input and output bits processed per pixel in a cycle.

Original languageEnglish (US)
Pages (from-to)255-267
Number of pages13
JournalIEEE Transactions on Circuits and Systems for Video Technology
Volume2
Issue number2
DOIs
StatePublished - Jan 1 1992

Fingerprint

Pixels

Cite this

Video Data Format Converters Using Minimum Number of Registers. / Parhi, Keshab K.

In: IEEE Transactions on Circuits and Systems for Video Technology, Vol. 2, No. 2, 01.01.1992, p. 255-267.

Research output: Contribution to journalArticle

@article{1295ef90fec841e3867dd031fa0523b7,
title = "Video Data Format Converters Using Minimum Number of Registers",
abstract = "This paper considers the implementation of video data format converters using a minimum number of registers. A systematic lifetime analysis of the variables is carried out to determine the latency and the minimum number of registers needed for the converter. The technique of obtaining the minimum number of registers is illustrated using four classes of data format converters: line-by-line to column-by-column, line-by-line to interleaved skewed one-dimensional block format, line-by-line to interleaved two-dimensional block format, and line-by-line to zigzag format. Closed-form expressions for minimum number of registers in these converters are obtained in terms of the number of input and output pixels processed per cycle and the number of input and output bits processed per pixel in a cycle.",
author = "Parhi, {Keshab K}",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/76.143424",
language = "English (US)",
volume = "2",
pages = "255--267",
journal = "IEEE Transactions on Circuits and Systems for Video Technology",
issn = "1051-8215",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "2",

}

TY - JOUR

T1 - Video Data Format Converters Using Minimum Number of Registers

AU - Parhi, Keshab K

PY - 1992/1/1

Y1 - 1992/1/1

N2 - This paper considers the implementation of video data format converters using a minimum number of registers. A systematic lifetime analysis of the variables is carried out to determine the latency and the minimum number of registers needed for the converter. The technique of obtaining the minimum number of registers is illustrated using four classes of data format converters: line-by-line to column-by-column, line-by-line to interleaved skewed one-dimensional block format, line-by-line to interleaved two-dimensional block format, and line-by-line to zigzag format. Closed-form expressions for minimum number of registers in these converters are obtained in terms of the number of input and output pixels processed per cycle and the number of input and output bits processed per pixel in a cycle.

AB - This paper considers the implementation of video data format converters using a minimum number of registers. A systematic lifetime analysis of the variables is carried out to determine the latency and the minimum number of registers needed for the converter. The technique of obtaining the minimum number of registers is illustrated using four classes of data format converters: line-by-line to column-by-column, line-by-line to interleaved skewed one-dimensional block format, line-by-line to interleaved two-dimensional block format, and line-by-line to zigzag format. Closed-form expressions for minimum number of registers in these converters are obtained in terms of the number of input and output pixels processed per cycle and the number of input and output bits processed per pixel in a cycle.

UR - http://www.scopus.com/inward/record.url?scp=0026882114&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026882114&partnerID=8YFLogxK

U2 - 10.1109/76.143424

DO - 10.1109/76.143424

M3 - Article

VL - 2

SP - 255

EP - 267

JO - IEEE Transactions on Circuits and Systems for Video Technology

JF - IEEE Transactions on Circuits and Systems for Video Technology

SN - 1051-8215

IS - 2

ER -