Abstract
Analog circuits are sensitive to device variations. Random device variations are well modeled and quantified in the literature, but analog-relevant distance-dependent device variation measurements have not been reported for newer technology nodes. To reduce the impact of distance-dependent variations, layout patterns such as common-centroid are often used. However, these patterns use larger area and have higher parasitics than clustered (NonCC) patterns in FinFET technologies where unit parasitics are higher and design rules are more complex. This work measures variations on multiple dies in a 12nm FinFET technology, each with about 10,000 devices, and models the distance-dependent component. We then apply these findings to show that NonCC patterns can be used in lower-resolution DACs to meet mismatch specifications while reducing layout area.
Original language | English (US) |
---|---|
Title of host publication | ESSDERC 2023 - IEEE 53rd European Solid-State Device Research Conference |
Publisher | Editions Frontieres |
Pages | 69-72 |
Number of pages | 4 |
ISBN (Electronic) | 9798350304237 |
DOIs | |
State | Published - 2023 |
Event | 53rd IEEE European Solid-State Device Research Conference, ESSDERC 2023 - Lisbon, Portugal Duration: Sep 11 2023 → Sep 14 2023 |
Publication series
Name | European Solid-State Device Research Conference |
---|---|
Volume | 2023-September |
ISSN (Print) | 1930-8876 |
Conference
Conference | 53rd IEEE European Solid-State Device Research Conference, ESSDERC 2023 |
---|---|
Country/Territory | Portugal |
City | Lisbon |
Period | 9/11/23 → 9/14/23 |
Bibliographical note
Publisher Copyright:© 2023 IEEE.
Keywords
- DACs
- Device variations
- FinFET
- analog circuits
- common-centroid
- measurement
- modeling