Two VLSI design advances in arithmetic coding

Research output: Contribution to journalArticle

8 Scopus citations

Abstract

This paper presents two VLSI design advances for arithmetic coding which is an entropy coding technique for image coding. First, we present an algorithm which has less performance degradation in finite word-length implementation than two previously analyzed algorithms. Second, we propose the implementation of the interval width register update operation using redundant arithmetic to obtain further speed-up in the VLSI implementation of the JPEG/JBIG binary arithmetic coding algorithm known as QM-coder. The resulting hardware design achieves a faster clock rate and can be combined with previously proposed high speed techniques.

Original languageEnglish (US)
Pages (from-to)1440-1443
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume2
StatePublished - Jan 1 1995

    Fingerprint

Cite this