TY - GEN
T1 - Two-dimensional recursive digital filtering
T2 - Pipelining, one- and two-dimensional block processing
AU - Parhi, Keshab K.
AU - Messerschmitt, David G.
PY - 1988/12/1
Y1 - 1988/12/1
N2 - Unlike one-dimensional recursive systems, two-dimensional recursive digital filter algorithms for pipelining and/or parallelism. The locus of these concurrent computations is referred to as the concurrent computation region. The authors describe the use of this concurrency to derive pipelined and one-dimensional block architecture for implementation of two-dimensional recursive digital filters by appropriate interleaving (or indexing) of the input samples, without requiring any algorithm transformation and without any hardware overhead. They also derive a two-dimensional incremental block filter using look-ahead computation and incremental computation techniques. Pipelined two-dimensional block structures and the index mapping functions for various architectures are presented. Finally, it is shown that for an N-dimensional recursive filter, the concurrent computation region corresponds to an (N-1)-dimensional hyperplane.
AB - Unlike one-dimensional recursive systems, two-dimensional recursive digital filter algorithms for pipelining and/or parallelism. The locus of these concurrent computations is referred to as the concurrent computation region. The authors describe the use of this concurrency to derive pipelined and one-dimensional block architecture for implementation of two-dimensional recursive digital filters by appropriate interleaving (or indexing) of the input samples, without requiring any algorithm transformation and without any hardware overhead. They also derive a two-dimensional incremental block filter using look-ahead computation and incremental computation techniques. Pipelined two-dimensional block structures and the index mapping functions for various architectures are presented. Finally, it is shown that for an N-dimensional recursive filter, the concurrent computation region corresponds to an (N-1)-dimensional hyperplane.
UR - http://www.scopus.com/inward/record.url?scp=0024122331&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0024122331&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0024122331
SN - 9517212402
T3 - Proceedings - IEEE International Symposium on Circuits and Systems
SP - 1521
EP - 1524
BT - Proceedings - IEEE International Symposium on Circuits and Systems
PB - Publ by IEEE
ER -