Topology optimization of structured power/ground networks

Jaskirat Singh, Sachin S. Sapatnekar

Research output: Contribution to conferencePaperpeer-review

17 Scopus citations


This paper presents an efficient method for optimizing the design of power/ground (P/G) networks by using locally regular, globally irregular grids. The procedure divides the power grid chip area into rectangular sub-grids or tiles. Treating the entire power grid to be composed of many tiles connected to each other enables the use of a hierarchical circuit analysis approach to identify the tiles containing the nodes having the greatest drops. Starting from an initial equal number of wires in each of the rectangular tiles, wires are added in the tiles using an iterative sensitivity based optimizer. A novel and efficient table lookup scheme is employed to provide gradient information to the optimizer. Experimental results on test circuits of practical chip sizes show that the proposed P/G network topology after optimization saves 16% to 28% of the chip wiring area over other commonly used topologies.

Original languageEnglish (US)
Number of pages8
StatePublished - 2004
EventProceedings of the International Symposium on Physical Design, ISPD 2004 - Phoenix, AZ, United States
Duration: Apr 18 2004Apr 21 2004


OtherProceedings of the International Symposium on Physical Design, ISPD 2004
Country/TerritoryUnited States
CityPhoenix, AZ


  • Ground
  • Power
  • Routing


Dive into the research topics of 'Topology optimization of structured power/ground networks'. Together they form a unique fingerprint.

Cite this