Timing optimization of mixed static and domino logic

Research output: Contribution to journalArticlepeer-review

4 Scopus citations


A timing optimization algorithm dealing with circuits containing mixed domino and static logic is described. Transistor-level node timing constraints of domino logic is described. The optimization procedure preserves the requirements of maintaining adequate noise margins by constraining the sizing procedure. After sizing, charge-sharing problems are identified with a new method and rectified.

Original languageEnglish (US)
Pages (from-to)266-269
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
StatePublished - Jan 1 1998

Fingerprint Dive into the research topics of 'Timing optimization of mixed static and domino logic'. Together they form a unique fingerprint.

Cite this