Timing-driven partitioning for two-phase domino and mixed static/domino implementations

Research output: Contribution to journalConference articlepeer-review

2 Scopus citations


Domino logic is a high-performance circuit configuration that is usually embedded in static logic environment and tightly coupled with the clocking scheme. In this paper, the timing-driven partitioning algorithms that partition a logic network between (1) static and domino implementations, and (2) the phases of a two-phase clock, are provided. In addition, an efficient static mapping algorithm is described.

Original languageEnglish (US)
Pages (from-to)107-110
Number of pages4
JournalIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
StatePublished - 1999
EventProceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-99) - San Jose, CA, USA
Duration: Nov 7 1999Nov 11 1999


Dive into the research topics of 'Timing-driven partitioning for two-phase domino and mixed static/domino implementations'. Together they form a unique fingerprint.

Cite this