Skip to main navigation
Skip to search
Skip to main content
Experts@Minnesota Home
Home
Profiles
Research units
University Assets
Projects and Grants
Research output
Press/Media
Datasets
Activities
Fellowships, Honors, and Prizes
Search by expertise, name or affiliation
The Impact of Parallel Loop Scheduling Strategies on Prefetching in a Shared Memory Multiprocessor
David J. Lilja
Electrical and Computer Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
9
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'The Impact of Parallel Loop Scheduling Strategies on Prefetching in a Shared Memory Multiprocessor'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Shared-memory multiprocessors
100%
Prefetching
100%
Scheduling Strategy
100%
Parallel Loop Scheduling
100%
Caching
75%
Prefetching Strategy
75%
Missing Ratio
50%
False Sharing
50%
Network Traffic
25%
Fortran Programs
25%
Temporal Distribution
25%
Sequential Programs
25%
Data Prefetching
25%
Memory Performance
25%
Non-adaptive
25%
Parallel Loops
25%
Private Data
25%
Number of Iterations
25%
Trace-driven Simulation
25%
Data Cache
25%
Adaptive Prefetching
25%
Evenly Distributed
25%
Computer Science
Shared Memory Multiprocessor
100%
Loop Scheduling
100%
prefetching
100%
Scheduling Strategy
100%
Network Traffic
12%
Sequential Program
12%
Prefetch
12%
Fortran
12%
Memory Performance
12%