The Cedar system and an initial performance study

D. Kuck, E. Davidson, D. Lawrie, A. Sameh, C. Q. Zhu, A. Veidenbaum, J. Konicek, P. Yew, K. Gallivan, W. Jalby, H. Wijshoff, R. Bramley, U. M. Yang, P. Emrath, D. Padua, R. Eigenmann, J. Hoeflinger, G. Jayson, Z. Li, T. MurphyJ. Andrews, S. Turner

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Scopus citations

Abstract

In thts paper. we give an overmew of the Cedar mutliprocessor and present recent performance results. These tnclude the performance of some computational kernels and the Perfect Benchmarks®. We also pnsent a methodology for judging parallel system performance and apply this methodology to Cedar, Gray YMP-8, and Thinking Machines CM-5.

Original languageEnglish (US)
Title of host publicationISCA 1998 - 25 years of the International Symposia on Computer Architecture (Selected Papers)
EditorsGurindar S. Sohi
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages462-472
Number of pages11
ISBN (Electronic)9781581130584
DOIs
StatePublished - Aug 1 1998
Externally publishedYes
Event25th International Symposium on Computer Architecture, ISCA 1998 - Barcelona, Spain
Duration: Jun 27 1998Jul 2 1998

Publication series

NameProceedings - International Symposium on Computer Architecture
Volume1998-June
ISSN (Print)1063-6897

Conference

Conference25th International Symposium on Computer Architecture, ISCA 1998
Country/TerritorySpain
CityBarcelona
Period6/27/987/2/98

Bibliographical note

Funding Information:
‘Thir resesrch was supported by the Department of Energy under Grant No. DEFCOZ-85ER25001 and by the National Science Foundation under Grants No. US NSF-MIP-8410110 and NSF-MIP-89-20891, IBM Corporation, and the State of Illinois. ‘Affiliated with CSRD for a portion of the proJect.

Publisher Copyright:
© 1998 Institute of Electrical and Electronics Engineers Inc.. All rights reserved.

Cite this