## Abstract

We present a technology mapping algorithm for implementing a random logic gate network in domino logic. The target technology of implementation is silicon-on-insulator (SOI). SOI devices exhibit an effect known as parasitic bipolar effect (PBE), which can lead to incorrect logic values in the circuit. Our algorithm solves the technology mapping problem by permitting several transformations during the mapping process in order to avoid PBE, such as transistor reordering, altering the way that transistors are organized into gates, and adding pMOS discharge transistors. We minimize the total cost of implementation, which includes discharge transistors required for correct functioning. Our algorithm generates solutions that reduce the number of discharge transistors required by 53% and reduces the size of the final solution by 6.3% on average. We compare our results with a modification of a current technology mapping algorithm for bulk CMOS domino logic that reduces the cost of the final solution and find that our algorithm outperforms this method.

Original language | English (US) |
---|---|

Pages (from-to) | 1094-1105 |

Number of pages | 12 |

Journal | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |

Volume | 11 |

Issue number | 6 |

DOIs | |

State | Published - Dec 2003 |

### Bibliographical note

Funding Information:Manuscript received September 25, 2001; revised April 26, 2002. This work was supported in part by the National Science Foundation under CCR-0098117 and in part by the Semiconductor Research Corporation under Contract 99 TJ-692.

## Keywords

- Algorithms
- CMOS digital integrated circuits
- Circuit synthesis
- Combinational logic circuits
- Design automation
- Silicon on insulator technology