TY - JOUR
T1 - Technical perspective
T2 - Where the chips may fall
AU - Sapatnekar, Sachin S
PY - 2009/8/1
Y1 - 2009/8/1
N2 - Circuit speed or timing, is one of the most crucial specifications on the performance of an integrated circuit. A chip may be unable to simultaneously meet the stringent set of delay and power specifications imposed upon it. On the other hand, insufficiently conservative margins may imply that a large number of manufactured chips will fail to meet specifications, resulting in yield losses that could sink a product, or a company. A paper by Orshansky and Wang presents the idea to use bounding techniques to capture the probability distribution of the circuit delay. This work supports Slepian's inequality, a classical result in probability theory, that allows a correlated normally distributed function to be bounded, and brings in the idea of stochastic majorization, which enables a partial ordering to be established on stochastic inequalities. This approach is applied to find the cumulative distribution function (CDF) of the maximum delay of a set of paths, and applied to standard benchmark circuits.
AB - Circuit speed or timing, is one of the most crucial specifications on the performance of an integrated circuit. A chip may be unable to simultaneously meet the stringent set of delay and power specifications imposed upon it. On the other hand, insufficiently conservative margins may imply that a large number of manufactured chips will fail to meet specifications, resulting in yield losses that could sink a product, or a company. A paper by Orshansky and Wang presents the idea to use bounding techniques to capture the probability distribution of the circuit delay. This work supports Slepian's inequality, a classical result in probability theory, that allows a correlated normally distributed function to be bounded, and brings in the idea of stochastic majorization, which enables a partial ordering to be established on stochastic inequalities. This approach is applied to find the cumulative distribution function (CDF) of the maximum delay of a set of paths, and applied to standard benchmark circuits.
UR - http://www.scopus.com/inward/record.url?scp=69149104730&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=69149104730&partnerID=8YFLogxK
U2 - 10.1145/1536616.1536640
DO - 10.1145/1536616.1536640
M3 - Article
AN - SCOPUS:69149104730
SN - 0001-0782
VL - 52
JO - Communications of the ACM
JF - Communications of the ACM
IS - 8
ER -