Task force on the interaction of architecture and compilation technology for high-performance single-processor design

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Several potential avenues must be explored to continue the performance improvements that users expect in future microprocessor-based systems. The interaction of the compiler with the processor architecture must be understood. This should identify the state-of-the-art in both compiler technology and computer microarchitecture, and should lead to a definition of the parameters to the design problem and, ultimately, to an identification of the research directions that are most likely to produce the greatest results.

Original languageEnglish (US)
Title of host publicationSoftware Technology and Architecture
Editors Anon
Number of pages1
DOIs
StatePublished - Dec 1 1997
EventProceedings of the 1997 30th Annual Hawaii International Conference on System Sciences. Part 1 (of 6) - Wailea, HI, USA
Duration: Jan 7 1997Jan 10 1997

Publication series

NameProceedings of the Hawaii International Conference on System Sciences
Volume1
ISSN (Print)1060-3425

Other

OtherProceedings of the 1997 30th Annual Hawaii International Conference on System Sciences. Part 1 (of 6)
CityWailea, HI, USA
Period1/7/971/10/97

Fingerprint

Dive into the research topics of 'Task force on the interaction of architecture and compilation technology for high-performance single-processor design'. Together they form a unique fingerprint.

Cite this