Systolic VLSI architectures for 1-D discrete wavelet transforms

Tracy C. Denk, Keshab K. Parhi

Research output: Contribution to journalConference articlepeer-review

16 Scopus citations

Abstract

This paper presents systolic VLSI architectures for the discrete wavelet transform (DWT) and inverse discrete wavelet transform (IDWT) which operate on one-dimensional signals. Recently, a dependence graph (DG) of the DWT has been presented which enables systolic mapping techniques to be used to derive DWT architectures. We use this DG to systematically derive new DWT architectures. In addition, we present a DG for the IDWT and use it to systematically derive new IDWT architectures. The resulting DWT and IDWT architectures are scalable with filter length and number of octaves, modular, have high hardware utilization, and use fixed-coefficient multipliers. These properties make them well-suited for VLSI implementation.

Original languageEnglish (US)
Pages (from-to)1220-1223
Number of pages4
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
Volume2
StatePublished - Dec 1 1998
EventProceedings of the 1998 32nd Asilomar Conference on Signals, Systems & Computers. Part 1 (of 2) - Pacific Grove, CA, USA
Duration: Nov 1 1998Nov 4 1998

Fingerprint Dive into the research topics of 'Systolic VLSI architectures for 1-D discrete wavelet transforms'. Together they form a unique fingerprint.

Cite this