Systematic design of high-speed and low-power digit-serial multipliers

Yun Nan Chang, Janardhan H. Satyanarayana, Keshab K Parhi

Research output: Contribution to journalArticle

25 Citations (Scopus)

Abstract

Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bit-level pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bit-parallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (<4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-Ill multipliers is ~yZW, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in terms of both latency and power consumption. The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the nonpipelined case and about 5-15 times lower power for the bit-level pipelined case. Also, modified Booth receding is applied to transformed multipliers, and it is found that the receded multipliers consume about 22% lower power than the transformed multipliers without receding. Index Terms-Bit-level pipelining, Booth receding, carry-save arithmetic, digit-serial multiplier, low power, redundant arithmetic.

Original languageEnglish (US)
Pages (from-to)1585-1596
Number of pages12
JournalIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
Volume45
Issue number12
DOIs
StatePublished - Dec 1 1998

Fingerprint

Electric power utilization
Digital signal processing
Feedback
Sampling
Electric potential

Cite this

Systematic design of high-speed and low-power digit-serial multipliers. / Chang, Yun Nan; Satyanarayana, Janardhan H.; Parhi, Keshab K.

In: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, Vol. 45, No. 12, 01.12.1998, p. 1585-1596.

Research output: Contribution to journalArticle

@article{1362be3dee7b41f4b2ff4bfc9546c14d,
title = "Systematic design of high-speed and low-power digit-serial multipliers",
abstract = "Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bit-level pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bit-parallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (<4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-Ill multipliers is ~yZW, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in terms of both latency and power consumption. The proposed digit-serial multipliers consume on average 20{\%} lower power than the traditional digit-serial architectures for the nonpipelined case and about 5-15 times lower power for the bit-level pipelined case. Also, modified Booth receding is applied to transformed multipliers, and it is found that the receded multipliers consume about 22{\%} lower power than the transformed multipliers without receding. Index Terms-Bit-level pipelining, Booth receding, carry-save arithmetic, digit-serial multiplier, low power, redundant arithmetic.",
author = "Chang, {Yun Nan} and Satyanarayana, {Janardhan H.} and Parhi, {Keshab K}",
year = "1998",
month = "12",
day = "1",
doi = "10.1109/82.746672",
language = "English (US)",
volume = "45",
pages = "1585--1596",
journal = "IEEE Transactions on Circuits and Systems II: Express Briefs",
issn = "1549-8328",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "12",

}

TY - JOUR

T1 - Systematic design of high-speed and low-power digit-serial multipliers

AU - Chang, Yun Nan

AU - Satyanarayana, Janardhan H.

AU - Parhi, Keshab K

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bit-level pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bit-parallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (<4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-Ill multipliers is ~yZW, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in terms of both latency and power consumption. The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the nonpipelined case and about 5-15 times lower power for the bit-level pipelined case. Also, modified Booth receding is applied to transformed multipliers, and it is found that the receded multipliers consume about 22% lower power than the transformed multipliers without receding. Index Terms-Bit-level pipelining, Booth receding, carry-save arithmetic, digit-serial multiplier, low power, redundant arithmetic.

AB - Digit-serial implementation styles are best suited for implementation of digital signal processing systems which require moderate sampling rates. Digit-serial architectures obtained using traditional unfolding techniques cannot be pipelined beyond a certain level because of the presence of feedback loops. In this paper, an alternative approach for the design of digit-serial architectures is presented based on a novel design methodology. This methodology permits bit-level pipelining of the digit-serial architectures by moving all feedback loops to the last stage of the design. This enables bit-level pipelining of digit-serial architectures, thereby achieving sample speeds close to corresponding bit-parallel multipliers with lower area. This increased sample speed can be traded with reduction in power supply voltage resulting in significant reduction in power consumption. The proposed approach is applied to the design of various multipliers which form the backbone of digital signal processing computations. The results show that for transformed multipliers with smaller digit sizes (<4), the singly-redundant multiplier consumes the least power, and for larger digit sizes, the type-I multiplier consumes the least power. It is also found that the optimum digit size for least power consumption in type-I and type-Ill multipliers is ~yZW, where W represents the word length. Among the bit-level pipelined digit-serial multipliers, it is found that the redundant multiplier offers the best choice in terms of both latency and power consumption. The proposed digit-serial multipliers consume on average 20% lower power than the traditional digit-serial architectures for the nonpipelined case and about 5-15 times lower power for the bit-level pipelined case. Also, modified Booth receding is applied to transformed multipliers, and it is found that the receded multipliers consume about 22% lower power than the transformed multipliers without receding. Index Terms-Bit-level pipelining, Booth receding, carry-save arithmetic, digit-serial multiplier, low power, redundant arithmetic.

UR - http://www.scopus.com/inward/record.url?scp=0032259909&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032259909&partnerID=8YFLogxK

U2 - 10.1109/82.746672

DO - 10.1109/82.746672

M3 - Article

VL - 45

SP - 1585

EP - 1596

JO - IEEE Transactions on Circuits and Systems II: Express Briefs

JF - IEEE Transactions on Circuits and Systems II: Express Briefs

SN - 1549-8328

IS - 12

ER -