Synthesis of low power CMOS VLSI circuits using dual supply voltages

Vijay Sundararajan, Keshab K Parhi

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply voltage for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple supply voltages, however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two supply voltages for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25% over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS85 benchmark suite.

Original languageEnglish (US)
Pages (from-to)72-75
Number of pages4
JournalProceedings - Design Automation Conference
StatePublished - Jan 1 1999

Fingerprint

VLSI circuits
Electric potential
Electric power utilization
Degradation
Combinatorial circuits

Cite this

Synthesis of low power CMOS VLSI circuits using dual supply voltages. / Sundararajan, Vijay; Parhi, Keshab K.

In: Proceedings - Design Automation Conference, 01.01.1999, p. 72-75.

Research output: Contribution to journalArticle

@article{cfd4bf9959c5417baa8533b310cc3b90,
title = "Synthesis of low power CMOS VLSI circuits using dual supply voltages",
abstract = "Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply voltage for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple supply voltages, however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two supply voltages for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25{\%} over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS85 benchmark suite.",
author = "Vijay Sundararajan and Parhi, {Keshab K}",
year = "1999",
month = "1",
day = "1",
language = "English (US)",
pages = "72--75",
journal = "Proceedings - Design Automation Conference",
issn = "0738-100X",

}

TY - JOUR

T1 - Synthesis of low power CMOS VLSI circuits using dual supply voltages

AU - Sundararajan, Vijay

AU - Parhi, Keshab K

PY - 1999/1/1

Y1 - 1999/1/1

N2 - Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply voltage for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple supply voltages, however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two supply voltages for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25% over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS85 benchmark suite.

AB - Dynamic power consumed in CMOS gates goes down quadratically with the supply voltage. By maintaining a high supply voltage for gates on the critical path and by using a low supply voltage for gates off the critical path it is possible to dramatically reduce power consumption in CMOS VLSI circuits without performance degradation. Interfacing gates operating under multiple supply voltages, however, requires the use of level converters, which makes the problem modeling difficult. In this paper we develop a formal model and develop an efficient heuristic for addressing the use of two supply voltages for low power CMOS VLSI circuits without performance degradation. Power consumption savings up to 25% over and above the best known existing heuristics are demonstrated for combinational circuits in the ISCAS85 benchmark suite.

UR - http://www.scopus.com/inward/record.url?scp=0032629489&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032629489&partnerID=8YFLogxK

M3 - Article

SP - 72

EP - 75

JO - Proceedings - Design Automation Conference

JF - Proceedings - Design Automation Conference

SN - 0738-100X

ER -