Synthesis of folded multi-dimensional DSP systems

Vijay Sundararajan, Keshab K Parhi

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

In this paper a novel multi-dimensional (MD) folding transformation technique is formalized which can be used to synthesize control circuits for pipelined architectures which implement a specific class of MD DSP algorithms. Feasibility constraints are derived for folding a 2-D single rate data-flow graph (DFG) onto an available set of hardware functional units according to a given schedule. Retiming is introduced as a tool to facilitate feasibility of the folding constraints and minimization of the storage requirements for the folded architecture. We also derive expressions for the exact storage requirements for the folded architecture. Detailed design example of a non-separable 2-D IIR filter is provided.

Original languageEnglish (US)
Pages (from-to)433-436
Number of pages4
JournalProceedings - IEEE International Symposium on Circuits and Systems
Volume2
StatePublished - Jan 1 1998

Fingerprint

Data flow graphs
IIR filters
Hardware
Networks (circuits)

Cite this

Synthesis of folded multi-dimensional DSP systems. / Sundararajan, Vijay; Parhi, Keshab K.

In: Proceedings - IEEE International Symposium on Circuits and Systems, Vol. 2, 01.01.1998, p. 433-436.

Research output: Contribution to journalArticle

@article{edf3402288ce4bc88bb93032488d5917,
title = "Synthesis of folded multi-dimensional DSP systems",
abstract = "In this paper a novel multi-dimensional (MD) folding transformation technique is formalized which can be used to synthesize control circuits for pipelined architectures which implement a specific class of MD DSP algorithms. Feasibility constraints are derived for folding a 2-D single rate data-flow graph (DFG) onto an available set of hardware functional units according to a given schedule. Retiming is introduced as a tool to facilitate feasibility of the folding constraints and minimization of the storage requirements for the folded architecture. We also derive expressions for the exact storage requirements for the folded architecture. Detailed design example of a non-separable 2-D IIR filter is provided.",
author = "Vijay Sundararajan and Parhi, {Keshab K}",
year = "1998",
month = "1",
day = "1",
language = "English (US)",
volume = "2",
pages = "433--436",
journal = "Proceedings - IEEE International Symposium on Circuits and Systems",
issn = "0271-4310",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Synthesis of folded multi-dimensional DSP systems

AU - Sundararajan, Vijay

AU - Parhi, Keshab K

PY - 1998/1/1

Y1 - 1998/1/1

N2 - In this paper a novel multi-dimensional (MD) folding transformation technique is formalized which can be used to synthesize control circuits for pipelined architectures which implement a specific class of MD DSP algorithms. Feasibility constraints are derived for folding a 2-D single rate data-flow graph (DFG) onto an available set of hardware functional units according to a given schedule. Retiming is introduced as a tool to facilitate feasibility of the folding constraints and minimization of the storage requirements for the folded architecture. We also derive expressions for the exact storage requirements for the folded architecture. Detailed design example of a non-separable 2-D IIR filter is provided.

AB - In this paper a novel multi-dimensional (MD) folding transformation technique is formalized which can be used to synthesize control circuits for pipelined architectures which implement a specific class of MD DSP algorithms. Feasibility constraints are derived for folding a 2-D single rate data-flow graph (DFG) onto an available set of hardware functional units according to a given schedule. Retiming is introduced as a tool to facilitate feasibility of the folding constraints and minimization of the storage requirements for the folded architecture. We also derive expressions for the exact storage requirements for the folded architecture. Detailed design example of a non-separable 2-D IIR filter is provided.

UR - http://www.scopus.com/inward/record.url?scp=0031618674&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031618674&partnerID=8YFLogxK

M3 - Article

VL - 2

SP - 433

EP - 436

JO - Proceedings - IEEE International Symposium on Circuits and Systems

JF - Proceedings - IEEE International Symposium on Circuits and Systems

SN - 0271-4310

ER -