This work shows a novel integrated via structure based on 1.2-μm thick copper nanowires (NWs) for use in CMOS applications at millimeter-wave frequencies. Coplanar waveguide (CPW) lines are fabricated on a 5000-Ω-cm high-resistivity silicon wafer and connected by NW vias that are grown in integrated anodized alumina oxide (AAO). The AAO layer is fabricated by anodizing an evaporated aluminum layer onto the silicon wafer. This cointegrated technology has 0.095-dB insertion loss for 0.3-mm long circuits with two vias at 40 GHz. The results are promising with an estimated loss per via of approximately 0.0275 dB. The fabricated structure shows great performance agreement with its reference test circuits of similar length. The design comparisons of circuits with different via dimensions and positions show that the shorter the via length, the wider the via width; and placing the via on the CPW ground plane closer to the signal line provides better performance.
Bibliographical noteFunding Information:
Manuscript received February 22, 2021; accepted March 1, 2021. Date of publication March 4, 2021; date of current version June 7, 2021. This work was supported in part by the Semiconductor Research Corporation (SRC) and in part by the National Science Foundation (NSF) under Award 01762884 with portions conducted in the Minnesota Nano Center, which is supported by NSF through the National Nanotechnology Coordinated Infrastructure (NNCI) under Award ECCS-2025124. (Corresponding author: Yali Zhang.) Yali Zhang, Joseph Um, Bethanie Stadler, and Rhonda Franklin are with the Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN 55455 USA (e-mail: firstname.lastname@example.org; email@example.com; firstname.lastname@example.org; email@example.com).
© 2001-2012 IEEE.
- integrated circuit (IC)
- millimeter-wave technology
- nanowires (NWs)