Stochastic computing: Embracing errors in architecture and design of processors and applications

John Sartori, Joseph Sloan, Rakesh Kumar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

36 Scopus citations

Abstract

As device sizes shrink, device-level manufacturing challenges have led to increased variability in physical circuit characteristics. Exponentially increasing circuit density has not only brought about concerns in the reliable manufacturing of circuits, but has also exaggerated variations in dynamic circuit behavior. The resulting uncertainty in performance, power, and reliability imposed by compounding static and dynamic non-determinism threatens to halt the continuation of Moore's law, which has been arguably the primary driving force behind technology and innovation for decades. As the marginal benefits of technology scaling continue to languish, a new vision for stochastic computing has begun to emerge. Rather than hiding variations under expensive guardbands, designers have begun to relax traditional correctness constraints and deliberately expose hardware variability to higher levels of the compute stack, thus tapping into potentially significant performance and energy benefits, while exploiting software and hardware error resilience to tolerate errors. In this paper, we present our vision for design, architecture, compiler, and application-level stochastic computing techniques that embrace errors in order to ensure the continued viability of semiconductor scaling.

Original languageEnglish (US)
Title of host publicationEmbedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11
Pages135-144
Number of pages10
DOIs
StatePublished - Nov 21 2011
EventEmbedded Systems Week 2011, ESWEEK 2011 - 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11 - Taipei, Taiwan, Province of China
Duration: Oct 9 2011Oct 14 2011

Publication series

NameEmbedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11

Other

OtherEmbedded Systems Week 2011, ESWEEK 2011 - 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11
CountryTaiwan, Province of China
CityTaipei
Period10/9/1110/14/11

    Fingerprint

Keywords

  • Error resilience
  • Stochastic computing

Cite this

Sartori, J., Sloan, J., & Kumar, R. (2011). Stochastic computing: Embracing errors in architecture and design of processors and applications. In Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11 (pp. 135-144). (Embedded Systems Week 2011, ESWEEK 2011 - Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, CASES'11). https://doi.org/10.1145/2038698.2038720