A novel BSC circuit with tunable current starved buffers demonstrates higher sensitivity, scalability & accurate statistical characterization of radiation-induced SET pulse waveforms & flip-flop SER in 14nm tri-gate CMOS, thus enabling improved SER estimation & analysis for a range of supply voltages including NTV.
|Original language||English (US)|
|Title of host publication||2017 Symposium on VLSI Circuits, VLSI Circuits 2017|
|Publisher||Institute of Electrical and Electronics Engineers Inc.|
|State||Published - Aug 10 2017|
|Event||31st Symposium on VLSI Circuits, VLSI Circuits 2017 - Kyoto, Japan|
Duration: Jun 5 2017 → Jun 8 2017
|Name||IEEE Symposium on VLSI Circuits, Digest of Technical Papers|
|Other||31st Symposium on VLSI Circuits, VLSI Circuits 2017|
|Period||6/5/17 → 6/8/17|
Bibliographical noteFunding Information:
change with supply voltage as well, as expected. The original SET pulse waveforms as well as the joint distributions of pulse amplitude & full width half max (FWHM) are reconstructed for different supply voltages from the pulse width measurements for a range of detection thresholds (buffer starving voltages) at each supply voltage (Fig. 6). Measured SEU/MBU cross-section versus supply voltage results for the flip-flops embedded in the BSC array scan chain, as shown in Fig. 6, confirm the inverse dependence of SER on supply voltage. These measured SET pulse distributions can be used in conjunction with the measured SEU/MBU cross-section results to calibrate and validate accuracies of predictive SER & QCrit models for different circuits across a range of voltages including NTV, thus paving the way for full chip level SER estimation and analysis. Acknowledgements The authors thank R. Corkran, C. Roberts and N. Seifert for their help. This research was, in part, funded by the U.S. government. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the U.S. government. References  N. Seifert, TNS, 2015  S. Lee, IRPS, 2015  T. D. Loveless, IEEE TNS, 2012  J. Furuta, IRPS, 2011.
© 2017 JSAP.