SpeEding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization

Harsha Sathyamurthy, Sachin S. Sapatnekar, John P. Fishburn

Research output: Contribution to journalArticlepeer-review

10 Scopus citations

Fingerprint

Dive into the research topics of 'SpeEding up Pipelined Circuits through a Combination of Gate Sizing and Clock Skew Optimization'. Together they form a unique fingerprint.

Engineering & Materials Science