Sign extension reduction by propagated-carry selection

Sang Min Kim, Jin Gyun Chung, Keshab K Parhi

Research output: Contribution to journalConference articlepeer-review

3 Scopus citations


To reduce the area and power consumption in constant coefficient multiplications, the coefficient can be encoded using canonic signed digit (CSD) representation. When the partial product terms are added depending on the nonzero bit positions in the CSD-encoded multiplier, all sign bits are properly extended before the addition takes place. In this paper, to reduce the overhead due to sign extension, a new method is proposed based on the fact that carry propagation in the sign-extension part can be controlled such that a desired input bit can be propagated as a carry. Also, a fixed-width multiplier design method suitable for CSD multiplications is proposed. By combining these two methods, it is shown that significant hardware saving can be achieved.

Original languageEnglish (US)
Pages (from-to)134-138
Number of pages5
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
StatePublished - Dec 1 2001
Event35th Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, United States
Duration: Nov 4 2001Nov 7 2001


Dive into the research topics of 'Sign extension reduction by propagated-carry selection'. Together they form a unique fingerprint.

Cite this