TY - GEN
T1 - Reduction of interpolants for logic synthesis
AU - Backes, John D.
AU - Riedel, Marc D.
PY - 2010
Y1 - 2010
N2 - Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig Interpolation produces solutions quickly to challenging problems such as synthesizing functional dependencies and performing bounded model-checking. Unfortunately, the quality of the solutions Is often poor. When interpolants are used to synthesize functional dependencies, the resulting structure of the functions may be unnecessarily complex. In most applications to date, interpolants have been generated directly from the proofs of unsatlsfiablllty that are provided by SAT solvers. In this work, we propose efficient methods based on incremental SAT solving for modifying resolution proofs In order to obtain more compact interpolants. This, In turn, reduces the cost of the logic that is generated for functional dependencies.
AB - Craig Interpolation is a state-of-the-art technique for logic synthesis and verification, based on Boolean Satisfiability (SAT). Leveraging the efficacy of SAT algorithms, Craig Interpolation produces solutions quickly to challenging problems such as synthesizing functional dependencies and performing bounded model-checking. Unfortunately, the quality of the solutions Is often poor. When interpolants are used to synthesize functional dependencies, the resulting structure of the functions may be unnecessarily complex. In most applications to date, interpolants have been generated directly from the proofs of unsatlsfiablllty that are provided by SAT solvers. In this work, we propose efficient methods based on incremental SAT solving for modifying resolution proofs In order to obtain more compact interpolants. This, In turn, reduces the cost of the logic that is generated for functional dependencies.
UR - http://www.scopus.com/inward/record.url?scp=78650914455&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=78650914455&partnerID=8YFLogxK
U2 - 10.1109/ICCAD.2010.5654209
DO - 10.1109/ICCAD.2010.5654209
M3 - Conference contribution
AN - SCOPUS:78650914455
SN - 9781424481927
T3 - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD
SP - 602
EP - 609
BT - 2010 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2010
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 2010 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2010
Y2 - 7 November 2010 through 11 November 2010
ER -