Abstract
This paper presents the VLSI architecture of a shared division/square root operator that operates on the mantissas (23-b in length) of single precision IEEE 754 1985 std., floating point numbers. The division and square root algorithms used in this operator are based on radix 2 signed digit representations and operate in a digit-by-digit manner. These two algorithms perform quotient and root digit selection using two most-significant digits of the partial remainder. Previously proposed shared division square-root algorithms required more than two most-significant digits of the partial remainder to be observed during quotient or root digit selection. Lower the number of digits observed for quotient or root digit selection, faster the operation. Due to this, the algorithms proposed in this scheme are faster than previous schemes. This architecture has been layed out using 1.2 micron 5.0 V CMOS 2 metal process and requires 14.82 mm2 area.
| Original language | English (US) |
|---|---|
| Pages (from-to) | 37-60 |
| Number of pages | 24 |
| Journal | Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology |
| Volume | 21 |
| Issue number | 1 |
| DOIs | |
| State | Published - 1999 |
Bibliographical note
Funding Information:⁄This work was carried out at the University of Minnesota, Minneapolis in summer 1994 with support from the Office of Naval Research under contract number N00014-91-J-1008.