Skip to main navigation
Skip to search
Skip to main content
Experts@Minnesota Home
Home
Profiles
Research units
University Assets
Projects and Grants
Research output
Datasets
Press/Media
Activities
Fellowships, Honors, and Prizes
Impacts
Search by expertise, name or affiliation
Power optimization of CMOS LC VCOs
M. T. Hsieh
, J. Harvey
,
Ramesh Harjani
Electrical and Computer Engineering
Research output
:
Contribution to journal
›
Article
›
peer-review
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Power optimization of CMOS LC VCOs'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Keyphrases
Power Consumption
100%
LC-VCO
100%
Power Optimization
100%
Wireless Sensor
50%
Analytic Model
50%
Design Optimization
50%
Series Resistance
50%
Inductors
50%
Performance Prediction
50%
Voltage-controlled Oscillator
50%
Power Constraint
50%
Stray Capacitance
50%
Capacitance Model
50%
LC Oscillator
50%
Low-power Wireless Networks
50%
Inductor Design
50%
LC Tank
50%
Optimal Tradeoff
50%
Engineering
Electric Power Utilization
100%
Oscillator
100%
Optimal Design
50%
Power Constraint
50%
Optimised Design
50%
Stray Capacitance
50%
Series Resistance
50%
Voltage-Controlled Oscillator
50%
Inductor Design
50%
Wireless Sensor
50%