Power optimization of CMOS LC VCOs

Ming Ta Hsieh; Jackson Harvey; Ramesh Harjani

doi:10.1109/ISCAS.2001.922338

Power optimization of CMOS LC VCOs

Ming Ta Hsieh, Jackson Harvey, Ramesh Harjani

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A technique is presented for the minimization of power consumption in a LC tank voltage-controlled oscillator for low-power wireless systems, such as wireless sensors. This technique involves finding the power constraints for a given inductor design, and then making an optimal tradeoff between inductor series resistance and stray capacitance. The technique and the analytic model are then used to optimize the power consumption of an LC oscillator. The oscillator performance is verified via simulation. The simulated performance matches the predicted performance well. Optimized designs using this technique can result in 100% or more reduction of power in comparison to sub-optimal design.

Original language	English (US)
Title of host publication	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Pages	718-721
Number of pages	4
Volume	4
DOIs	https://doi.org/10.1109/ISCAS.2001.922338
State	Published - Dec 1 2001
Event	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia Duration: May 6 2001 → May 9 2001

Other

Other	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Country/Territory	Australia
City	Sydney, NSW
Period	5/6/01 → 5/9/01

Publisher link

10.1109/ISCAS.2001.922338

Find It

Find It at U of M Libraries

Cite this

@inproceedings{3c117f43117f4498a3f1eda71166a2ff,

title = "Power optimization of CMOS LC VCOs",

abstract = "A technique is presented for the minimization of power consumption in a LC tank voltage-controlled oscillator for low-power wireless systems, such as wireless sensors. This technique involves finding the power constraints for a given inductor design, and then making an optimal tradeoff between inductor series resistance and stray capacitance. The technique and the analytic model are then used to optimize the power consumption of an LC oscillator. The oscillator performance is verified via simulation. The simulated performance matches the predicted performance well. Optimized designs using this technique can result in 100% or more reduction of power in comparison to sub-optimal design.",

author = "Hsieh, {Ming Ta} and Jackson Harvey and Ramesh Harjani",

year = "2001",

month = dec,

day = "1",

doi = "10.1109/ISCAS.2001.922338",

language = "English (US)",

isbn = "0780366859",

volume = "4",

pages = "718--721",

booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

note = "2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 ; Conference date: 06-05-2001 Through 09-05-2001",

}

TY - GEN

T1 - Power optimization of CMOS LC VCOs

AU - Hsieh, Ming Ta

AU - Harvey, Jackson

AU - Harjani, Ramesh

PY - 2001/12/1

Y1 - 2001/12/1

N2 - A technique is presented for the minimization of power consumption in a LC tank voltage-controlled oscillator for low-power wireless systems, such as wireless sensors. This technique involves finding the power constraints for a given inductor design, and then making an optimal tradeoff between inductor series resistance and stray capacitance. The technique and the analytic model are then used to optimize the power consumption of an LC oscillator. The oscillator performance is verified via simulation. The simulated performance matches the predicted performance well. Optimized designs using this technique can result in 100% or more reduction of power in comparison to sub-optimal design.

AB - A technique is presented for the minimization of power consumption in a LC tank voltage-controlled oscillator for low-power wireless systems, such as wireless sensors. This technique involves finding the power constraints for a given inductor design, and then making an optimal tradeoff between inductor series resistance and stray capacitance. The technique and the analytic model are then used to optimize the power consumption of an LC oscillator. The oscillator performance is verified via simulation. The simulated performance matches the predicted performance well. Optimized designs using this technique can result in 100% or more reduction of power in comparison to sub-optimal design.

UR - http://www.scopus.com/inward/record.url?scp=84888065959&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84888065959&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2001.922338

DO - 10.1109/ISCAS.2001.922338

M3 - Conference contribution

AN - SCOPUS:84888065959

SN - 0780366859

SN - 9780780366855

VL - 4

SP - 718

EP - 721

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

T2 - 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001

Y2 - 6 May 2001 through 9 May 2001

ER -

Power optimization of CMOS LC VCOs

Abstract

Other

Publisher link

Find It

Other files and links

Fingerprint

Cite this