Power-efficient VLSI implementation of a feature extraction engine for spike sorting in neural recording and signal processing

Tong Wu, Zhi Yang

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Scopus citations

Abstract

This paper presents a power-efficient VLSI implementation of a feature extraction engine for the applications of real-time spike sorting. Traditional method like principal components analysis (PCA) works in a batch mode by diagonalizing the covariance matrix constructed from the whole bunch of input data, which is computationally prohibitive and does not favor real-time processing. The proposed hardware framework does not require large volumes of memories by incrementally adjusting the number of estimated principal components in an automatic fashion. Low-voltage circuit design technique has been introduced to achieve significant power saving. The VLSI implementation of the system has a peak power dissipation of 8.59 μW with a 0.5 V supply voltage, and occupies an area of 0.268 mm2.

Original languageEnglish (US)
Title of host publication2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages7-12
Number of pages6
ISBN (Electronic)9781479951994
DOIs
StatePublished - Jan 1 2014
Event2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014 - Singapore, Singapore
Duration: Dec 10 2014Dec 12 2014

Publication series

Name2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014

Other

Other2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014
CountrySingapore
CitySingapore
Period12/10/1412/12/14

Fingerprint Dive into the research topics of 'Power-efficient VLSI implementation of a feature extraction engine for spike sorting in neural recording and signal processing'. Together they form a unique fingerprint.

  • Cite this

    Wu, T., & Yang, Z. (2014). Power-efficient VLSI implementation of a feature extraction engine for spike sorting in neural recording and signal processing. In 2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014 (pp. 7-12). [7064270] (2014 13th International Conference on Control Automation Robotics and Vision, ICARCV 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICARCV.2014.7064270