Skip to main navigation Skip to search Skip to main content

Placement and routing in 3D integrated circuits

Research output: Contribution to journal › Article › peer-review

Abstract

Advanced manufacturing and packaging techniques are permitting a glimpse at the near-future, where wires can go in three dimensions, and ICs made in diverse processes can be assembled together - sandwich like - to achieve ever higher levels of integration. This article focuses on a specific CAD problem in connection with 3D ICs: how to partition, place, and wire a design subject to various constraints on power, timing, and manufacturability.

Original languageEnglish (US)
Pages (from-to)520-531
Number of pages12
JournalIEEE Design and Test of Computers
Volume22
Issue number6
DOIs
StatePublished - Nov 2005

Bibliographical note

Funding Information:
This research was supported in part by DARPA

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

  1. SDG 9 - Industry, Innovation, and Infrastructure
    SDG 9 Industry, Innovation, and Infrastructure

Fingerprint

Dive into the research topics of 'Placement and routing in 3D integrated circuits'. Together they form a unique fingerprint.

Cite this