Pipelined architectures for real-valued FFT and hermitian-symmetric IFFT with real datapaths

Sayed Ahmad Salehi, Rasoul Amirfattahi, Keshab K Parhi

Research output: Contribution to journalArticle

33 Scopus citations

Abstract

This brief presents novel parallel pipelined architectures for the computation of the fast Fourier transform (FFT) of real signals and inverse FFT of Hermitian-symmetric signals using only real datapaths. The real FFT structure is transformed by transferring twiddle factors to subsequent stages, such that each stage in the proposed flow graph contains one column of butterfly units and one column of twiddle factor blocks, and each column of the flow graph contains only N samples. This is a key requirement for the design of architectures that are based on only real datapaths. This structure is then mapped to pipelined architectures. The proposed architectures can be used with any FFT size or level of parallelism, which is a power of two. A systematic method to design architectures for FFTs with different levels of parallelism and radix values is presented. By modifying the FFT flow graph for real-valued samples, this methodology leads to architectures with fewer adders, delays, and interconnections.

Original languageEnglish (US)
Article number6557517
Pages (from-to)507-511
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume60
Issue number8
DOIs
StatePublished - Jul 18 2013

    Fingerprint

Keywords

  • Fast Fourier transform (FFT)
  • Hermitian-symmetric inverse FFT (IFFT)
  • IFFT
  • parallel processing
  • pipelining
  • real FFT (RFFT)
  • real datapath

Cite this