Pipelined adaptive differential vector quantizer for low-power speech coding applications

Naresh R. Shanbhag; Keshab K Parhi

Pipelined adaptive differential vector quantizer for low-power speech coding applications

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus, the proposed architecture is attractive from an integrated circuit implementation point of view.

Original language	English (US)
Title of host publication	Proceedings - IEEE International Symposium on Circuits and Systems
Publisher	Publ by IEEE
Pages	1956-1958
Number of pages	3
Volume	3
ISBN (Print)	0780312813
State	Published - Jan 1 1993
Event	Proceedings of the 1993 IEEE International Symposium on Circuits and Systems - Chicago, IL, USA Duration: May 3 1993 → May 6 1993

Other

Other	Proceedings of the 1993 IEEE International Symposium on Circuits and Systems
City	Chicago, IL, USA
Period	5/3/93 → 5/6/93

Find It

Find It at U of M Libraries

Cite this

@inproceedings{8d1a9142dcf64950bd32758eb660508f,

title = "Pipelined adaptive differential vector quantizer for low-power speech coding applications",

abstract = "A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus, the proposed architecture is attractive from an integrated circuit implementation point of view.",

author = "Shanbhag, {Naresh R.} and Parhi, {Keshab K}",

year = "1993",

month = jan,

day = "1",

language = "English (US)",

isbn = "0780312813",

volume = "3",

pages = "1956--1958",

booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

publisher = "Publ by IEEE",

note = "Proceedings of the 1993 IEEE International Symposium on Circuits and Systems ; Conference date: 03-05-1993 Through 06-05-1993",

}

TY - GEN

T1 - Pipelined adaptive differential vector quantizer for low-power speech coding applications

AU - Shanbhag, Naresh R.

AU - Parhi, Keshab K

PY - 1993/1/1

Y1 - 1993/1/1

N2 - A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus, the proposed architecture is attractive from an integrated circuit implementation point of view.

AB - A fine-grain pipelined adaptive differential vector quantizer architecture is proposed for low-power speech coding applications. The pipelined architecture is developed by employing the relaxed look-ahead technique. The hardware overhead due to pipelining is only the pipelining latches. Simulations with speech sampled at 8 Khz show that, for a vector dimension of 8, the degradation in the signal-to-noise ratio (SNR) due to pipelining is negligible. Furthermore, this degradation is independent of the level of pipelining. Thus, the proposed architecture is attractive from an integrated circuit implementation point of view.

UR - http://www.scopus.com/inward/record.url?scp=0027208471&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027208471&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027208471

SN - 0780312813

VL - 3

SP - 1956

EP - 1958

BT - Proceedings - IEEE International Symposium on Circuits and Systems

PB - Publ by IEEE

T2 - Proceedings of the 1993 IEEE International Symposium on Circuits and Systems

Y2 - 3 May 1993 through 6 May 1993

ER -

Pipelined adaptive differential vector quantizer for low-power speech coding applications

Abstract

Other

Find It

Other files and links

Fingerprint

Cite this