Performance tradeoffs in digit-serial DSP systems

Hiroshi Suzuki, Yun Nan Chang, Keshab K Parhi

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

This paper addresses performance tradeoffs in digit-serial arithmetic architectures for design of dedicated and programmable DSP systems. The advantages and the disadvantages of the digit-serial approach over bit-parallel approach are discussed in terms of area, latency and power consumption. The addition and the multiplication are chosen for comparison. Digit-serial adders have a significant area advantage over bit-parallel adders. Digit-serial multipliers, however, have less area advantage due to large number of feedback registers. In addition, critical paths of digit-serial multipliers cannot be reduced significantly compared to low-latency bit-parallel multipliers such as the Wallace tree multiplier. Quantitative performance tradeoffs in design of both programmable and dedicated DSP systems are considered. It is shown that the digit-serial arithmetic is not suitable for programmable DSPs. However, dedicated DSPs can be successfully implemented with the digit-serial arithmetic in limited silicon area.

Original languageEnglish (US)
Pages (from-to)1225-1229
Number of pages5
JournalConference Record of the Asilomar Conference on Signals, Systems and Computers
Volume2
StatePublished - Dec 1 1998

Fingerprint

Adders
Electric power utilization
Feedback
Silicon

Cite this

Performance tradeoffs in digit-serial DSP systems. / Suzuki, Hiroshi; Chang, Yun Nan; Parhi, Keshab K.

In: Conference Record of the Asilomar Conference on Signals, Systems and Computers, Vol. 2, 01.12.1998, p. 1225-1229.

Research output: Contribution to journalArticle

@article{38d5b43c302e49a093d9d25b2c67cfe4,
title = "Performance tradeoffs in digit-serial DSP systems",
abstract = "This paper addresses performance tradeoffs in digit-serial arithmetic architectures for design of dedicated and programmable DSP systems. The advantages and the disadvantages of the digit-serial approach over bit-parallel approach are discussed in terms of area, latency and power consumption. The addition and the multiplication are chosen for comparison. Digit-serial adders have a significant area advantage over bit-parallel adders. Digit-serial multipliers, however, have less area advantage due to large number of feedback registers. In addition, critical paths of digit-serial multipliers cannot be reduced significantly compared to low-latency bit-parallel multipliers such as the Wallace tree multiplier. Quantitative performance tradeoffs in design of both programmable and dedicated DSP systems are considered. It is shown that the digit-serial arithmetic is not suitable for programmable DSPs. However, dedicated DSPs can be successfully implemented with the digit-serial arithmetic in limited silicon area.",
author = "Hiroshi Suzuki and Chang, {Yun Nan} and Parhi, {Keshab K}",
year = "1998",
month = "12",
day = "1",
language = "English (US)",
volume = "2",
pages = "1225--1229",
journal = "Conference Record of the Asilomar Conference on Signals, Systems and Computers",
issn = "1058-6393",
publisher = "IEEE Computer Society",

}

TY - JOUR

T1 - Performance tradeoffs in digit-serial DSP systems

AU - Suzuki, Hiroshi

AU - Chang, Yun Nan

AU - Parhi, Keshab K

PY - 1998/12/1

Y1 - 1998/12/1

N2 - This paper addresses performance tradeoffs in digit-serial arithmetic architectures for design of dedicated and programmable DSP systems. The advantages and the disadvantages of the digit-serial approach over bit-parallel approach are discussed in terms of area, latency and power consumption. The addition and the multiplication are chosen for comparison. Digit-serial adders have a significant area advantage over bit-parallel adders. Digit-serial multipliers, however, have less area advantage due to large number of feedback registers. In addition, critical paths of digit-serial multipliers cannot be reduced significantly compared to low-latency bit-parallel multipliers such as the Wallace tree multiplier. Quantitative performance tradeoffs in design of both programmable and dedicated DSP systems are considered. It is shown that the digit-serial arithmetic is not suitable for programmable DSPs. However, dedicated DSPs can be successfully implemented with the digit-serial arithmetic in limited silicon area.

AB - This paper addresses performance tradeoffs in digit-serial arithmetic architectures for design of dedicated and programmable DSP systems. The advantages and the disadvantages of the digit-serial approach over bit-parallel approach are discussed in terms of area, latency and power consumption. The addition and the multiplication are chosen for comparison. Digit-serial adders have a significant area advantage over bit-parallel adders. Digit-serial multipliers, however, have less area advantage due to large number of feedback registers. In addition, critical paths of digit-serial multipliers cannot be reduced significantly compared to low-latency bit-parallel multipliers such as the Wallace tree multiplier. Quantitative performance tradeoffs in design of both programmable and dedicated DSP systems are considered. It is shown that the digit-serial arithmetic is not suitable for programmable DSPs. However, dedicated DSPs can be successfully implemented with the digit-serial arithmetic in limited silicon area.

UR - http://www.scopus.com/inward/record.url?scp=0032277376&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032277376&partnerID=8YFLogxK

M3 - Article

VL - 2

SP - 1225

EP - 1229

JO - Conference Record of the Asilomar Conference on Signals, Systems and Computers

JF - Conference Record of the Asilomar Conference on Signals, Systems and Computers

SN - 1058-6393

ER -