Performance driven global routing through gradual refinement

Research output: Contribution to journalArticlepeer-review

1 Scopus citations


We propose a heuristic for VLSI interconnect global routing that can optimize routing congestion, delay and number of bends, which are often competing objectives. Routing flexibilities under timing constraints are obtained and exploited to reduce congestion subject to timing constraints. The wire routes are determined through gradual refinement according to probabilistic estimation on congestions so that the congestion is minimized while the number of bends on wires is limited. The experiments on both random generated circuits and benchmark circuits confirm the effectiveness of this method.

Original languageEnglish (US)
Pages (from-to)595-604
Number of pages10
JournalVLSI Design
Issue number3
StatePublished - 2002


  • Deep-submicron
  • Glo bal routing
  • Interconnect
  • Physical-design
  • Timing-optimization
  • VLSI


Dive into the research topics of 'Performance driven global routing through gradual refinement'. Together they form a unique fingerprint.

Cite this