Performance characterization and majority gate design for MESO-based circuits

Liang Zhaoxin, Meghna G. Mankalale, Jiaxi Hu, Zhengyang Zhao, Jian Ping Wang, Sachin S. Sapatnekar

Research output: Contribution to journalArticlepeer-review

8 Scopus citations


Magnetoelectric spin-orbit (MESO) logic is a promising spin-based post-CMOS logic computation paradigm. This paper explores the application of the basic MESO device concept to more complex logic structures. A simulation framework is first developed to facilitate the performance evaluation of MESO-based circuits. Based on the analysis, it is seen that inadvertent logic errors may potentially be introduced in cascaded MESO stages due to sneak paths, and solutions for overcoming this problem with a short pulse and two-phase evaluation are discussed. Next, the generalization of the MESO inverter structure to majority logic gates is shown. Two implementations, based on different physical mechanisms, are presented and a relative analysis of their speed and power characteristics is provided. 2018 IEEE.

Original languageEnglish (US)
Article number8485738
Pages (from-to)51-59
Number of pages9
JournalIEEE Journal on Exploratory Solid-State Computational Devices and Circuits
Issue number2
StatePublished - 2018

Bibliographical note

Publisher Copyright:
© 2018 IEEE.

Copyright 2019 Elsevier B.V., All rights reserved.


  • Inverse spin-orbit coupling (ISOC)
  • Magnetoelectric (ME) coupling
  • Majority gate
  • Simulation
  • Spintronics


Dive into the research topics of 'Performance characterization and majority gate design for MESO-based circuits'. Together they form a unique fingerprint.

Cite this