Overlapped decoding for a class of quasi-cyclic LDPC codes

Sang Min Kim, Keshab K Parhi

Research output: Contribution to journalConference articlepeer-review

11 Scopus citations


In low-density parity-check (LDPC) code decoding with the iterative sum-product algorithm (SPA), due to the randomness of a parity-check matrix H, the overlapping of check node processing unit (CNU) and variable node processing unit (VNU) in the same clock cycle is difficult. This paper demonstrates that overlapped decoding can be exploited as long as the LDPC matrix is composed of identity matrices and their cyclic-shifted matrices, i.e., a parity-check matrix H belongs to a class of quasi-cyclic LDPC codes. It is shown that the number of clock cycles required for decoding can be reduced by 50% when overlapped decoding is applied to a (3,6)-regular LDPC code decoder.

Original languageEnglish (US)
Pages (from-to)113-117
Number of pages5
JournalIEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation
StatePublished - Dec 1 2004
Event2004 IEEE Workshop on Signal Processing Systems Design and Implementation, Proceedings - Austin, TX, United States
Duration: Oct 13 2004Oct 15 2004


Dive into the research topics of 'Overlapped decoding for a class of quasi-cyclic LDPC codes'. Together they form a unique fingerprint.

Cite this