Skip to main navigation
Skip to search
Skip to main content
Experts@Minnesota Home
Search content at Experts@Minnesota
Home
Profiles
Research units
University Assets
Projects and Grants
Research output
Datasets
Press/Media
Activities
Fellowships, Honors, and Prizes
Impacts
Optimized self-tuning for circuit aging
Evelyn Mintarno
, Joëlle Skaf
, Rui Zheng
, Jyothi Velamala
,
Yu Cao
, Stephen Boyd
, Robert W. Dutton
, Subhasish Mitra
Research output
:
Chapter in Book/Report/Conference proceeding
›
Conference contribution
32
Link opens in a new tab
Scopus citations
Overview
Fingerprint
Fingerprint
Dive into the research topics of 'Optimized self-tuning for circuit aging'. Together they form a unique fingerprint.
Sort by
Weight
Alphabetically
Engineering
Active Mode
50%
Aging Time
50%
Clock Cycle
50%
Clock Frequency
50%
Computational Power
50%
Control Action
50%
Control Dynamics
50%
Design Constraint
50%
Design Guideline
50%
Metrics
50%
Performance Constraint
50%
Policy Control
100%
Simulation Result
50%
Sleep Mode
100%
Supply Voltage
50%
Computer Science
Benchmark Circuit
100%
Clock Cycle
100%
Clock Frequency
100%
Computational Power
100%
Control Action
100%
Design Constraint
100%
Power Efficiency
100%
Supply Voltage
100%
Keyphrases
45 Nm CMOS Technology
16%
Active Mode
16%
Active Sleep
16%
Aging
100%
Aging Model
16%
Analysis Design
16%
Benchmark Circuits
16%
Circuit Aging
100%
Clock Frequency
16%
Computational Power
16%
Control Actions
16%
Control Policy
33%
Design Guidelines
16%
Design Requirements
16%
Dynamic Control
16%
Dynamic Cooling
16%
Efficiency Metrics
16%
On-state
16%
Optimization Control
16%
Performance Constraints
16%
Power Efficiency
16%
Real-time Aging
16%
Recovery Effect
16%
Self-tuning Parameters
33%
Sleep Mode
33%
Stress Measurement
16%
Supply Voltage Frequency
16%
System Design
16%
Total Energy Consumed
16%