Optimization of staggered heterojunction p-TFETs for LSTP and LOP applications

E. Baravelli; E. Gnani; R. Grassi; A. Gundi; G. Baccarani

doi:10.1109/DRC.2013.6633796

Optimization of staggered heterojunction p-TFETs for LSTP and LOP applications

E. Baravelli, E. Gnani, R. Grassi, A. Gundi, G. Baccarani

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

4 Scopus citations

Abstract

Effect of transverse quantization on the broken vs. staggered band lineup of InAs/Al _xGa_1-xSb TFETs is investigated, showing that cross-sections up to 1 0nm lead to staggered configurations for any value of the Al mole fraction x. Device performance is optimized as a function of cross-sectional size, Al content and possible source/channel underlap, while ensuring low standby power (LSTP) or low operating power (LOP) compatible off-current levels. Guidelines are provided and an 'optimal' design is proposed which provides a minimum sub-threshold slope (SS) of 7.2 mV/dec along with a maximum on-state current (I_On) of 175μ/μm.

Original language	English (US)
Title of host publication	71st Device Research Conference, DRC 2013 - Conference Digest
Pages	67-68
Number of pages	2
DOIs	https://doi.org/10.1109/DRC.2013.6633796
State	Published - Dec 16 2013
Event	71st Device Research Conference, DRC 2013 - Notre Dame, IN, United States Duration: Jun 23 2013 → Jun 26 2013

Other

Other	71st Device Research Conference, DRC 2013
Country/Territory	United States
City	Notre Dame, IN
Period	6/23/13 → 6/26/13

Access

10.1109/DRC.2013.6633796

Cite this

@inproceedings{de69ce56a65445cb8522c5ed5d391476,

title = "Optimization of staggered heterojunction p-TFETs for LSTP and LOP applications",

abstract = "Effect of transverse quantization on the broken vs. staggered band lineup of InAs/Al xGa1-xSb TFETs is investigated, showing that cross-sections up to 1 0nm lead to staggered configurations for any value of the Al mole fraction x. Device performance is optimized as a function of cross-sectional size, Al content and possible source/channel underlap, while ensuring low standby power (LSTP) or low operating power (LOP) compatible off-current levels. Guidelines are provided and an 'optimal' design is proposed which provides a minimum sub-threshold slope (SS) of 7.2 mV/dec along with a maximum on-state current (IOn) of 175μ/μm.",

author = "E. Baravelli and E. Gnani and R. Grassi and A. Gundi and G. Baccarani",

year = "2013",

month = dec,

day = "16",

doi = "10.1109/DRC.2013.6633796",

language = "English (US)",

isbn = "9781479908110",

pages = "67--68",

booktitle = "71st Device Research Conference, DRC 2013 - Conference Digest",

note = "71st Device Research Conference, DRC 2013 ; Conference date: 23-06-2013 Through 26-06-2013",

}

TY - GEN

T1 - Optimization of staggered heterojunction p-TFETs for LSTP and LOP applications

AU - Baravelli, E.

AU - Gnani, E.

AU - Grassi, R.

AU - Gundi, A.

AU - Baccarani, G.

PY - 2013/12/16

Y1 - 2013/12/16

N2 - Effect of transverse quantization on the broken vs. staggered band lineup of InAs/Al xGa1-xSb TFETs is investigated, showing that cross-sections up to 1 0nm lead to staggered configurations for any value of the Al mole fraction x. Device performance is optimized as a function of cross-sectional size, Al content and possible source/channel underlap, while ensuring low standby power (LSTP) or low operating power (LOP) compatible off-current levels. Guidelines are provided and an 'optimal' design is proposed which provides a minimum sub-threshold slope (SS) of 7.2 mV/dec along with a maximum on-state current (IOn) of 175μ/μm.

AB - Effect of transverse quantization on the broken vs. staggered band lineup of InAs/Al xGa1-xSb TFETs is investigated, showing that cross-sections up to 1 0nm lead to staggered configurations for any value of the Al mole fraction x. Device performance is optimized as a function of cross-sectional size, Al content and possible source/channel underlap, while ensuring low standby power (LSTP) or low operating power (LOP) compatible off-current levels. Guidelines are provided and an 'optimal' design is proposed which provides a minimum sub-threshold slope (SS) of 7.2 mV/dec along with a maximum on-state current (IOn) of 175μ/μm.

UR - http://www.scopus.com/inward/record.url?scp=84890066227&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84890066227&partnerID=8YFLogxK

U2 - 10.1109/DRC.2013.6633796

DO - 10.1109/DRC.2013.6633796

M3 - Conference contribution

AN - SCOPUS:84890066227

SN - 9781479908110

SP - 67

EP - 68

BT - 71st Device Research Conference, DRC 2013 - Conference Digest

T2 - 71st Device Research Conference, DRC 2013

Y2 - 23 June 2013 through 26 June 2013

ER -

Optimization of staggered heterojunction p-TFETs for LSTP and LOP applications

Abstract

Other

Access

Other files and links

Fingerprint

Cite this