On The Performance/Complexity Tradeoff in Block Turbo Decoder Design

Zhipei Chi; Leilei Song; Keshab K. Parhi

doi:10.1109/TCOMM.2003.822728

On The Performance/Complexity Tradeoff in Block Turbo Decoder Design

Zhipei Chi, Leilei Song, Keshab K. Parhi

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

17 Scopus citations

Abstract

In this letter, tradeoffs between very large scale integration implementation complexity and performance of block turbo decoders are explored. We address low-complexity design strategies on choosing the scaling factor of the log extrinsic information and on reducing the number of hard-decision decodings during a Chase search.

Original language	English (US)
Pages (from-to)	173-175
Number of pages	3
Journal	IEEE Transactions on Communications
Volume	52
Issue number	2
DOIs	https://doi.org/10.1109/TCOMM.2003.822728
State	Published - Feb 2004

Bibliographical note

Funding Information:
Paper approved by W. E. Ryan, the Editor for Modulation, Coding, and Equalization of the IEEE Communications Society. Manuscript received February 7, 2002; revised January 6, 2003 and June 24, 2003. This work was supported in part by Summer Intern Program 2000, Bell Labs, Lucent Technologies, and in part by the Army Research Office under Contract DA/DAAD19-01-1-0705. This paper was presented in part at the IEEE International Symposium on Circuits and Systems, Sydney, Australia, May 2001.

Keywords

Block codes
Forward error correction (FEC)
Iterative decoding
Low-complexity design
Turbo codes

Publisher link

10.1109/TCOMM.2003.822728

Find It

Find It at U of M Libraries

Cite this

@article{6e70e22b218b4a34a95a66e8a3cca8f0,

title = "On The Performance/Complexity Tradeoff in Block Turbo Decoder Design",

abstract = "In this letter, tradeoffs between very large scale integration implementation complexity and performance of block turbo decoders are explored. We address low-complexity design strategies on choosing the scaling factor of the log extrinsic information and on reducing the number of hard-decision decodings during a Chase search.",

keywords = "Block codes, Forward error correction (FEC), Iterative decoding, Low-complexity design, Turbo codes",

author = "Zhipei Chi and Leilei Song and Parhi, {Keshab K.}",

note = "Funding Information: Paper approved by W. E. Ryan, the Editor for Modulation, Coding, and Equalization of the IEEE Communications Society. Manuscript received February 7, 2002; revised January 6, 2003 and June 24, 2003. This work was supported in part by Summer Intern Program 2000, Bell Labs, Lucent Technologies, and in part by the Army Research Office under Contract DA/DAAD19-01-1-0705. This paper was presented in part at the IEEE International Symposium on Circuits and Systems, Sydney, Australia, May 2001.",

year = "2004",

month = feb,

doi = "10.1109/TCOMM.2003.822728",

language = "English (US)",

volume = "52",

pages = "173--175",

journal = "IEEE Transactions on Communications",

issn = "0090-6778",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - On The Performance/Complexity Tradeoff in Block Turbo Decoder Design

AU - Chi, Zhipei

AU - Song, Leilei

AU - Parhi, Keshab K.

N1 - Funding Information: Paper approved by W. E. Ryan, the Editor for Modulation, Coding, and Equalization of the IEEE Communications Society. Manuscript received February 7, 2002; revised January 6, 2003 and June 24, 2003. This work was supported in part by Summer Intern Program 2000, Bell Labs, Lucent Technologies, and in part by the Army Research Office under Contract DA/DAAD19-01-1-0705. This paper was presented in part at the IEEE International Symposium on Circuits and Systems, Sydney, Australia, May 2001.

PY - 2004/2

Y1 - 2004/2

N2 - In this letter, tradeoffs between very large scale integration implementation complexity and performance of block turbo decoders are explored. We address low-complexity design strategies on choosing the scaling factor of the log extrinsic information and on reducing the number of hard-decision decodings during a Chase search.

AB - In this letter, tradeoffs between very large scale integration implementation complexity and performance of block turbo decoders are explored. We address low-complexity design strategies on choosing the scaling factor of the log extrinsic information and on reducing the number of hard-decision decodings during a Chase search.

KW - Block codes

KW - Forward error correction (FEC)

KW - Iterative decoding

KW - Low-complexity design

KW - Turbo codes

UR - http://www.scopus.com/inward/record.url?scp=1642394061&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1642394061&partnerID=8YFLogxK

U2 - 10.1109/TCOMM.2003.822728

DO - 10.1109/TCOMM.2003.822728

M3 - Article

AN - SCOPUS:1642394061

SN - 0090-6778

VL - 52

SP - 173

EP - 175

JO - IEEE Transactions on Communications

JF - IEEE Transactions on Communications

IS - 2

ER -

On The Performance/Complexity Tradeoff in Block Turbo Decoder Design

Abstract

Bibliographical note

Keywords

Publisher link

Find It

Other files and links

Fingerprint

Cite this