On-chip reliability monitors for measuring circuit degradation

John Keane, Tae Hyoung Kim, Xiaofei Wang, Chris H. Kim

Research output: Contribution to journalArticlepeer-review

20 Scopus citations

Abstract

Front-end-of-line reliability issues such as Bias Temperature Instability (BTI), Hot Carrier Injection (HCI), and Time Dependent Dielectric Breakdown (TDDB) have become more prevalent as electrical fields continue to increase in scaled devices. The rapid introduction of process improvements, such as high-k/metal gate stacks and strained silicon, has lead to new reliability issues including BTI in n-type devices. Precise measurements of the circuit degradation induced by these reliability mechanisms are a key aspect of robust design. This article will review a number of unique test chip designs pursued by circuit designers that demonstrate the benefits of utilizing on-chip logic and a simple test interface to automate circuit aging experiments. This new class of compact on-chip sensors can reveal important aspects of circuit aging that would otherwise be impossible to measure, and can lead us down the path to real-time aging compensation in future processors.

Original languageEnglish (US)
Pages (from-to)1039-1053
Number of pages15
JournalMicroelectronics Reliability
Volume50
Issue number8
DOIs
StatePublished - Aug 1 2010

Fingerprint Dive into the research topics of 'On-chip reliability monitors for measuring circuit degradation'. Together they form a unique fingerprint.

Cite this