New low-voltage full adder circuit

Research output: Contribution to journalConference articlepeer-review

23 Scopus citations


A new circuit based on combining XOR gates and double pass-transistor logic has been developed for implementing a full adder. The main design objectives for these new circuits are low power consumption and full-voltage swing at a low supply voltage. The proposed full adder circuit is compared with previously known circuits and is shown to provide superior performance. The new and previous full adder circuits have been fully simulated using HSPICE with 0.4μm CMOS technology at a 2.0V supply voltage. An extensive analysis of a 8-bit carry-select adder establishes the superiority of the proposed circuit in that application.

Original languageEnglish (US)
Pages (from-to)88-92
Number of pages5
JournalProceedings of the IEEE Great Lakes Symposium on VLSI
StatePublished - Jan 1 1997
EventProceedings of the 1997 7th Great Lakes Symposium on VLSI - Urbana-Champaign, IL, USA
Duration: Mar 13 1997Mar 15 1997


Dive into the research topics of 'New low-voltage full adder circuit'. Together they form a unique fingerprint.

Cite this