NBTI-aware synthesis of digital circuits

Research output: Chapter in Book/Report/Conference proceedingConference contribution

166 Scopus citations


Negative Bias Temperature Instability (NBTI) in PMOS transistors has become a major reliability concern in nanometer scale design, causing the temporal degradation of the threshold voltage of the PMOS transistors, and the delay of digital circuits. A novel method to characterize the delay of every gate in the standard cell library, as a function of the signal probability of each of its inputs, is developed. Accordingly, a technology mapping technique that incorporates the NBTI stress and recovery effects, in order to ensure optimal performance of the circuit, during its entire life-time, is presented. Our technique, demonstrated over 65nm benchmarks shows an average of 10% area recovery, and 12% power savings, as against a pessimistic method that assumes constant stress on all PMOS transistors in the design.

Original languageEnglish (US)
Title of host publication2007 44th ACM/IEEE Design Automation Conference, DAC'07
Number of pages6
StatePublished - 2007
Event2007 44th ACM/IEEE Design Automation Conference, DAC'07 - San Diego, CA, United States
Duration: Jun 4 2007Jun 8 2007

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X


Other2007 44th ACM/IEEE Design Automation Conference, DAC'07
Country/TerritoryUnited States
CitySan Diego, CA


  • Area
  • Delay
  • Negative Bias Temperature Instability (NBTI)
  • Signal probability
  • Technology mapping


Dive into the research topics of 'NBTI-aware synthesis of digital circuits'. Together they form a unique fingerprint.

Cite this