Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources

Navaratnasothie Selvakkumaran, Abhishek Ranjan, Salil Raje, George Karypis

Research output: Contribution to journalConference article

4 Scopus citations

Abstract

As FPGA densities increase, partitioning-based FPGA placement approaches are becoming increasingly important as they can be used to provide high-quality and computationally scalable placement solutions. However, modern FPGA architectures incorporate heterogeneous resources, which place additional requirements on the partitioning algorithms because they now need to not only minimize the cut and balance the partitions, but also they must ensure that none of the resources in each partition is oversubscribed. In this paper, we present a number of multilevel multi-resource hypergraph partitioning algorithms that are guaranteed to produce solutions that balance the utilization of the different resources across the partitions. We evaluate our algorithms on twelve industrial benchmarks ranging in size from 5,236 to 140, 118 vertices and show that they achieve minimal degradation in the min-cut while balancing the various resources. Comparing the quality of the solution produced by some of our algorithms against that produced by hMETlS, we show that our algorithms are capable of balancing the different resources while incurring only a 3.3%-5.7% higher cut.

Original languageEnglish (US)
Pages (from-to)741-746
Number of pages6
JournalProceedings - Design Automation Conference
DOIs
StatePublished - Jan 1 2004
EventProceedings of the 41st Design Automation Conference - San Diego, CA, United States
Duration: Jun 7 2004Jun 11 2004

Keywords

  • FPGA
  • Hierarchical
  • Multi-constraint
  • Multi-resource
  • Partitioning
  • Placement

Fingerprint Dive into the research topics of 'Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources'. Together they form a unique fingerprint.

  • Cite this