TY - JOUR
T1 - Models for power consumption and power grid noise due to datapath transition activity
AU - Gao, L.
AU - Parhi, K. K.
PY - 2001
Y1 - 2001
N2 - The average power consumption is proportional to the average value of transition activity, i.e., transition probability, and the variance of transition activity determines the strength of power grid noise. In this paper, for the first time, a simple accurate model for estimating the variance of transition activity was proposed, and the dual bit type (DBT) model for estimating the average transition activity was further developed. The model for estimating transition activity variance is based on linearly modeling the spatial correlation of bit-level transition activity, which leads to low computational complexity for computing the variance with very good estimation accuracy. The previous DBT model is made complete with the equation derived in this paper for computing the transition probability beyond the break-point BP1. In addition to DSP computational architecture and algorithm designs, the proposed simple models are of great significance for power grid noise decoupling and chip floor-planning designs.
AB - The average power consumption is proportional to the average value of transition activity, i.e., transition probability, and the variance of transition activity determines the strength of power grid noise. In this paper, for the first time, a simple accurate model for estimating the variance of transition activity was proposed, and the dual bit type (DBT) model for estimating the average transition activity was further developed. The model for estimating transition activity variance is based on linearly modeling the spatial correlation of bit-level transition activity, which leads to low computational complexity for computing the variance with very good estimation accuracy. The previous DBT model is made complete with the equation derived in this paper for computing the transition probability beyond the break-point BP1. In addition to DSP computational architecture and algorithm designs, the proposed simple models are of great significance for power grid noise decoupling and chip floor-planning designs.
UR - http://www.scopus.com/inward/record.url?scp=0034998666&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0034998666&partnerID=8YFLogxK
U2 - 10.1145/368122.368891
DO - 10.1145/368122.368891
M3 - Conference article
AN - SCOPUS:0034998666
SN - 1066-1395
SP - 121
EP - 126
JO - Proceedings of the IEEE Great Lakes Symposium on VLSI
JF - Proceedings of the IEEE Great Lakes Symposium on VLSI
T2 - 11th Great Lakes Sysmposium on VLSI (GLSVLSI 2001)
Y2 - 22 March 2001 through 23 March 2001
ER -