MIMO transceiver design based on a modified geometric mean decomposition

Wen Chih Kan; Gerald E. Sobelman

MIMO transceiver design based on a modified geometric mean decomposition

Wen Chih Kan
, Gerald E. Sobelman

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

6 Scopus citations

Abstract

We present a MIMO joint transceiver design that can run at 350 MHz on a Xilinx Virtex-4 xc4vlx200ffl513-12 FPGA, The implementation is an 8 × 8 MIMO transceiver with a 16-QAM symbol constellation. This system can provide data throughput of 11.2 Gbps. The design is based on a modified Geometric Mean Decomposition (GMD) for a flat fading MIMO channel using VBLAST MIMO detection. The design flow uses Matlab Simulink as the model builder followed by the Xilinx System Generator to transform the Simulink model into a VHDL description which can be synthesized and mapped onto the FPGA device. Speed and area results are given for the synthesized designs.

Original language	English (US)
Title of host publication	Proceedings - IEEE International Symposium on Circuits and Systems
Pages	677-680
Number of pages	4
State	Published - 2007
Event	2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 - New Orleans, LA, United States Duration: May 27 2007 → May 30 2007

Other

Other	2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007
Country/Territory	United States
City	New Orleans, LA
Period	5/27/07 → 5/30/07

Find It

Find It at U of M Libraries

Cite this

@inproceedings{6b3c3f4898b546c89e689359d52e1547,

title = "MIMO transceiver design based on a modified geometric mean decomposition",

abstract = "We present a MIMO joint transceiver design that can run at 350 MHz on a Xilinx Virtex-4 xc4vlx200ffl513-12 FPGA, The implementation is an 8 × 8 MIMO transceiver with a 16-QAM symbol constellation. This system can provide data throughput of 11.2 Gbps. The design is based on a modified Geometric Mean Decomposition (GMD) for a flat fading MIMO channel using VBLAST MIMO detection. The design flow uses Matlab Simulink as the model builder followed by the Xilinx System Generator to transform the Simulink model into a VHDL description which can be synthesized and mapped onto the FPGA device. Speed and area results are given for the synthesized designs.",

author = "Kan, \{Wen Chih\} and Sobelman, \{Gerald E.\}",

year = "2007",

language = "English (US)",

pages = "677--680",

booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",

note = "2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007 ; Conference date: 27-05-2007 Through 30-05-2007",

}

TY - GEN

T1 - MIMO transceiver design based on a modified geometric mean decomposition

AU - Kan, Wen Chih

AU - Sobelman, Gerald E.

PY - 2007

Y1 - 2007

N2 - We present a MIMO joint transceiver design that can run at 350 MHz on a Xilinx Virtex-4 xc4vlx200ffl513-12 FPGA, The implementation is an 8 × 8 MIMO transceiver with a 16-QAM symbol constellation. This system can provide data throughput of 11.2 Gbps. The design is based on a modified Geometric Mean Decomposition (GMD) for a flat fading MIMO channel using VBLAST MIMO detection. The design flow uses Matlab Simulink as the model builder followed by the Xilinx System Generator to transform the Simulink model into a VHDL description which can be synthesized and mapped onto the FPGA device. Speed and area results are given for the synthesized designs.

AB - We present a MIMO joint transceiver design that can run at 350 MHz on a Xilinx Virtex-4 xc4vlx200ffl513-12 FPGA, The implementation is an 8 × 8 MIMO transceiver with a 16-QAM symbol constellation. This system can provide data throughput of 11.2 Gbps. The design is based on a modified Geometric Mean Decomposition (GMD) for a flat fading MIMO channel using VBLAST MIMO detection. The design flow uses Matlab Simulink as the model builder followed by the Xilinx System Generator to transform the Simulink model into a VHDL description which can be synthesized and mapped onto the FPGA device. Speed and area results are given for the synthesized designs.

UR - https://www.scopus.com/pages/publications/34548823557

UR - https://www.scopus.com/pages/publications/34548823557#tab=citedBy

M3 - Conference contribution

AN - SCOPUS:34548823557

SP - 677

EP - 680

BT - Proceedings - IEEE International Symposium on Circuits and Systems

T2 - 2007 IEEE International Symposium on Circuits and Systems, ISCAS 2007

Y2 - 27 May 2007 through 30 May 2007

ER -

MIMO transceiver design based on a modified geometric mean decomposition

Abstract

Other

Find It

Other files and links

Fingerprint

Cite this