Low-power 4-2 and 5-2 compressors

Karuna Prasad; Keshab K. Parhi

doi:10.1109/ACSSC.2001.986892

Low-power 4-2 and 5-2 compressors

Karuna Prasad, Keshab K. Parhi

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

113 Scopus citations

Abstract

This paper explores various low power higher order compressors such as 4-2 and 5-2 compressor units. These compressors are building blocks for binary multipliers. Various circuit architectures for 4-2 compressors are compared with respect to their delay and power consumption. The different circuits are simulated using HSPICE. A new circuit for 5-2 compressor is then presented which is 12% faster and consumes 37% less power.

Original language	English (US)
Pages (from-to)	129-133
Number of pages	5
Journal	Conference Record of the Asilomar Conference on Signals, Systems and Computers
Volume	1
DOIs	https://doi.org/10.1109/ACSSC.2001.986892
State	Published - 2001

Publisher link

10.1109/ACSSC.2001.986892

Find It

Find It at U of M Libraries

Cite this

@article{90c8ea49bade4c02a925e40ef23d9c9f,

title = "Low-power 4-2 and 5-2 compressors",

abstract = "This paper explores various low power higher order compressors such as 4-2 and 5-2 compressor units. These compressors are building blocks for binary multipliers. Various circuit architectures for 4-2 compressors are compared with respect to their delay and power consumption. The different circuits are simulated using HSPICE. A new circuit for 5-2 compressor is then presented which is 12\% faster and consumes 37\% less power.",

author = "Karuna Prasad and Parhi, \{Keshab K.\}",

year = "2001",

doi = "10.1109/ACSSC.2001.986892",

language = "English (US)",

volume = "1",

pages = "129--133",

journal = "Conference Record of the Asilomar Conference on Signals, Systems and Computers",

issn = "1058-6393",

publisher = "IEEE Computer Society",

}

TY - JOUR

T1 - Low-power 4-2 and 5-2 compressors

AU - Prasad, Karuna

AU - Parhi, Keshab K.

PY - 2001

Y1 - 2001

N2 - This paper explores various low power higher order compressors such as 4-2 and 5-2 compressor units. These compressors are building blocks for binary multipliers. Various circuit architectures for 4-2 compressors are compared with respect to their delay and power consumption. The different circuits are simulated using HSPICE. A new circuit for 5-2 compressor is then presented which is 12% faster and consumes 37% less power.

AB - This paper explores various low power higher order compressors such as 4-2 and 5-2 compressor units. These compressors are building blocks for binary multipliers. Various circuit architectures for 4-2 compressors are compared with respect to their delay and power consumption. The different circuits are simulated using HSPICE. A new circuit for 5-2 compressor is then presented which is 12% faster and consumes 37% less power.

UR - https://www.scopus.com/pages/publications/0035575269

UR - https://www.scopus.com/inward/citedby.url?scp=0035575269&partnerID=8YFLogxK

U2 - 10.1109/ACSSC.2001.986892

DO - 10.1109/ACSSC.2001.986892

M3 - Article

AN - SCOPUS:0035575269

SN - 1058-6393

VL - 1

SP - 129

EP - 133

JO - Conference Record of the Asilomar Conference on Signals, Systems and Computers

JF - Conference Record of the Asilomar Conference on Signals, Systems and Computers

ER -

Low-power 4-2 and 5-2 compressors

Abstract

Publisher link

Find It

Other files and links

Fingerprint

Cite this