Low-Energy Digit-Serial/Parallel Finite Field Multipliers

Leilei Song, Keshab K Parhi

Research output: Contribution to journalArticle

140 Citations (Scopus)

Abstract

Digit-serial architectures are best suited for systems requiring moderate sample rate and where area and power consumption are critical. This paper presents a new approach for designing digit-serial/parallel finite field multipliers. This approach combines both array-type and parallel multiplication algorithms, where the digitlevel array-type algorithm minimizes the latency for one multiplication operation and the parallel architecture inside of each digit cell reduces both the cycle-time as well as the switching activities, hence power consumption. By appropriately constraining the feasible primitive polynomials, the mod p(x) operation involved in finite field multiplication can be performed in a more efficient way. As a result, the computation delay and energy consumption of one finite field multiplication using the proposed digit-serial/parallel architectures are significantly less than of those obtained by folding the parallel semi-systolic multipliers. Furthermore, their energy-delay products are reduced by a even larger percentage. Therefore, the proposed digit-serial/parallel architectures are attractive for both low-energy and high-performance applications.

Original languageEnglish (US)
Pages (from-to)149-166
Number of pages18
JournalJournal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
Volume19
Issue number2
StatePublished - Dec 1 1998

Fingerprint

Parallel architectures
Digit
Multiplier
Galois field
Parallel Architectures
Multiplication
Electric power utilization
Energy
Power Consumption
Parallel algorithms
Primitive Polynomial
Energy utilization
Polynomials
Folding
Energy Consumption
Percentage
Latency
High Performance
Minimise
Cell

Cite this

Low-Energy Digit-Serial/Parallel Finite Field Multipliers. / Song, Leilei; Parhi, Keshab K.

In: Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, Vol. 19, No. 2, 01.12.1998, p. 149-166.

Research output: Contribution to journalArticle

@article{424023008639493fa9c6675ad46da632,
title = "Low-Energy Digit-Serial/Parallel Finite Field Multipliers",
abstract = "Digit-serial architectures are best suited for systems requiring moderate sample rate and where area and power consumption are critical. This paper presents a new approach for designing digit-serial/parallel finite field multipliers. This approach combines both array-type and parallel multiplication algorithms, where the digitlevel array-type algorithm minimizes the latency for one multiplication operation and the parallel architecture inside of each digit cell reduces both the cycle-time as well as the switching activities, hence power consumption. By appropriately constraining the feasible primitive polynomials, the mod p(x) operation involved in finite field multiplication can be performed in a more efficient way. As a result, the computation delay and energy consumption of one finite field multiplication using the proposed digit-serial/parallel architectures are significantly less than of those obtained by folding the parallel semi-systolic multipliers. Furthermore, their energy-delay products are reduced by a even larger percentage. Therefore, the proposed digit-serial/parallel architectures are attractive for both low-energy and high-performance applications.",
author = "Leilei Song and Parhi, {Keshab K}",
year = "1998",
month = "12",
day = "1",
language = "English (US)",
volume = "19",
pages = "149--166",
journal = "Journal of Signal Processing Systems",
issn = "1939-8018",
publisher = "Springer New York",
number = "2",

}

TY - JOUR

T1 - Low-Energy Digit-Serial/Parallel Finite Field Multipliers

AU - Song, Leilei

AU - Parhi, Keshab K

PY - 1998/12/1

Y1 - 1998/12/1

N2 - Digit-serial architectures are best suited for systems requiring moderate sample rate and where area and power consumption are critical. This paper presents a new approach for designing digit-serial/parallel finite field multipliers. This approach combines both array-type and parallel multiplication algorithms, where the digitlevel array-type algorithm minimizes the latency for one multiplication operation and the parallel architecture inside of each digit cell reduces both the cycle-time as well as the switching activities, hence power consumption. By appropriately constraining the feasible primitive polynomials, the mod p(x) operation involved in finite field multiplication can be performed in a more efficient way. As a result, the computation delay and energy consumption of one finite field multiplication using the proposed digit-serial/parallel architectures are significantly less than of those obtained by folding the parallel semi-systolic multipliers. Furthermore, their energy-delay products are reduced by a even larger percentage. Therefore, the proposed digit-serial/parallel architectures are attractive for both low-energy and high-performance applications.

AB - Digit-serial architectures are best suited for systems requiring moderate sample rate and where area and power consumption are critical. This paper presents a new approach for designing digit-serial/parallel finite field multipliers. This approach combines both array-type and parallel multiplication algorithms, where the digitlevel array-type algorithm minimizes the latency for one multiplication operation and the parallel architecture inside of each digit cell reduces both the cycle-time as well as the switching activities, hence power consumption. By appropriately constraining the feasible primitive polynomials, the mod p(x) operation involved in finite field multiplication can be performed in a more efficient way. As a result, the computation delay and energy consumption of one finite field multiplication using the proposed digit-serial/parallel architectures are significantly less than of those obtained by folding the parallel semi-systolic multipliers. Furthermore, their energy-delay products are reduced by a even larger percentage. Therefore, the proposed digit-serial/parallel architectures are attractive for both low-energy and high-performance applications.

UR - http://www.scopus.com/inward/record.url?scp=0032115233&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032115233&partnerID=8YFLogxK

M3 - Article

VL - 19

SP - 149

EP - 166

JO - Journal of Signal Processing Systems

JF - Journal of Signal Processing Systems

SN - 1939-8018

IS - 2

ER -