Low-cost parallel FIR filter structures with 2-stage parallelism

Chao Cheng; Keshab K Parhi

doi:10.1109/TCSI.2006.885976

Low-cost parallel FIR filter structures with 2-stage parallelism

Chao Cheng
, Keshab K Parhi

Electrical and Computer Engineering

Research output: Contribution to journal › Article › peer-review

49 Scopus citations

Abstract

Based on recently published low-complexity parallel finite-impulse response (FIR) filter structures, this paper proposes a new parallel FIR Filter structure with less hardware complexity. The subfilters in the previous parallel FIR structures are replaced by a second stage parallel FIR filter. The proposed 2-stage parallel FIR filter structures can efficiently reduce the number of required multiplications and additions at the expense of delay elements. For a 32-parallel 1152-tap FIR filter, the proposed structure can save 5184 multiplications (67%), 2612 additions (30%), compared to previous parallel FIR structures, at the expense of 10089 delay elements (-133%). The proposed structures will lead to significant hardware savings because the hardware cost of a delay element is only a small portion of that of a multiplier, not including the savings in the number of additions.

Original language	English (US)
Pages (from-to)	280-290
Number of pages	11
Journal	IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
Volume	54
Issue number	2
DOIs	https://doi.org/10.1109/TCSI.2006.885976
State	Published - Feb 2007

Bibliographical note

Funding Information:
Manuscript received February 8, 2006; revised June 20, 2006. This work was supported in part by National Science Foundation Grand CCF-0429979. This paper was recommended by Associate Editor J. R. Chen. The authors are with Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN 55455 USA (e-mail: [email protected]; [email protected]). Digital Object Identifier 10.1109/TCSI.2006.885976

Keywords

Fast convolution
Iterated short convolution (ISC)
Parallel finite-impulse response (FIR)
VLSI

Publisher link

10.1109/TCSI.2006.885976

Find It

Find It at U of M Libraries

Cite this

@article{25dddc207be543ce815e0c4f24307765,

title = "Low-cost parallel FIR filter structures with 2-stage parallelism",

abstract = "Based on recently published low-complexity parallel finite-impulse response (FIR) filter structures, this paper proposes a new parallel FIR Filter structure with less hardware complexity. The subfilters in the previous parallel FIR structures are replaced by a second stage parallel FIR filter. The proposed 2-stage parallel FIR filter structures can efficiently reduce the number of required multiplications and additions at the expense of delay elements. For a 32-parallel 1152-tap FIR filter, the proposed structure can save 5184 multiplications (67\%), 2612 additions (30\%), compared to previous parallel FIR structures, at the expense of 10089 delay elements (-133\%). The proposed structures will lead to significant hardware savings because the hardware cost of a delay element is only a small portion of that of a multiplier, not including the savings in the number of additions.",

keywords = "Fast convolution, Iterated short convolution (ISC), Parallel finite-impulse response (FIR), VLSI",

author = "Chao Cheng and Parhi, \{Keshab K\}",

note = "Funding Information: Manuscript received February 8, 2006; revised June 20, 2006. This work was supported in part by National Science Foundation Grand CCF-0429979. This paper was recommended by Associate Editor J. R. Chen. The authors are with Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN 55455 USA (e-mail: [email protected]; [email protected]). Digital Object Identifier 10.1109/TCSI.2006.885976",

year = "2007",

month = feb,

doi = "10.1109/TCSI.2006.885976",

language = "English (US)",

volume = "54",

pages = "280--290",

journal = "IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications",

issn = "1057-7122",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "2",

}

TY - JOUR

T1 - Low-cost parallel FIR filter structures with 2-stage parallelism

AU - Cheng, Chao

AU - Parhi, Keshab K

N1 - Funding Information: Manuscript received February 8, 2006; revised June 20, 2006. This work was supported in part by National Science Foundation Grand CCF-0429979. This paper was recommended by Associate Editor J. R. Chen. The authors are with Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis MN 55455 USA (e-mail: [email protected]; [email protected]). Digital Object Identifier 10.1109/TCSI.2006.885976

PY - 2007/2

Y1 - 2007/2

N2 - Based on recently published low-complexity parallel finite-impulse response (FIR) filter structures, this paper proposes a new parallel FIR Filter structure with less hardware complexity. The subfilters in the previous parallel FIR structures are replaced by a second stage parallel FIR filter. The proposed 2-stage parallel FIR filter structures can efficiently reduce the number of required multiplications and additions at the expense of delay elements. For a 32-parallel 1152-tap FIR filter, the proposed structure can save 5184 multiplications (67%), 2612 additions (30%), compared to previous parallel FIR structures, at the expense of 10089 delay elements (-133%). The proposed structures will lead to significant hardware savings because the hardware cost of a delay element is only a small portion of that of a multiplier, not including the savings in the number of additions.

AB - Based on recently published low-complexity parallel finite-impulse response (FIR) filter structures, this paper proposes a new parallel FIR Filter structure with less hardware complexity. The subfilters in the previous parallel FIR structures are replaced by a second stage parallel FIR filter. The proposed 2-stage parallel FIR filter structures can efficiently reduce the number of required multiplications and additions at the expense of delay elements. For a 32-parallel 1152-tap FIR filter, the proposed structure can save 5184 multiplications (67%), 2612 additions (30%), compared to previous parallel FIR structures, at the expense of 10089 delay elements (-133%). The proposed structures will lead to significant hardware savings because the hardware cost of a delay element is only a small portion of that of a multiplier, not including the savings in the number of additions.

KW - Fast convolution

KW - Iterated short convolution (ISC)

KW - Parallel finite-impulse response (FIR)

KW - VLSI

UR - https://www.scopus.com/pages/publications/33947402717

UR - https://www.scopus.com/pages/publications/33947402717#tab=citedBy

U2 - 10.1109/TCSI.2006.885976

DO - 10.1109/TCSI.2006.885976

M3 - Article

AN - SCOPUS:33947402717

SN - 1057-7122

VL - 54

SP - 280

EP - 290

JO - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

IS - 2

ER -

Low-cost parallel FIR filter structures with 2-stage parallelism

Abstract

Bibliographical note

Keywords

Publisher link

Find It

Other files and links

Fingerprint

Cite this