TY - JOUR
T1 - Joint code and decoder design for implementation-oriented (3, k)-regular LDPC codes
AU - Zhang, Tong
AU - Parhi, Keshab K.
PY - 2001
Y1 - 2001
N2 - Gallager's Low-Density Parity-Check (LDPC) codes have recently received a lot of attention because of their excellent performance. The decoder hardware implementation is obviously one of the most crucial issues determining the extent of LDPC applications in the real world. The straightforward fully parallel decoder architecture usually incurs too high complexity for many practical purposes and should be transformed to a partly parallel realization. In this paper, we propose a joint code and decoder design approach to construct a class of (3, k)-regular LDPC codes which exactly fit to a partly parallel decoder implementation. The partly parallel decoder architecture is suitbale for efficient VLSI implementation and it has been shown that the jointly developed (3, k)-regular LDPC codes have very good performance.
AB - Gallager's Low-Density Parity-Check (LDPC) codes have recently received a lot of attention because of their excellent performance. The decoder hardware implementation is obviously one of the most crucial issues determining the extent of LDPC applications in the real world. The straightforward fully parallel decoder architecture usually incurs too high complexity for many practical purposes and should be transformed to a partly parallel realization. In this paper, we propose a joint code and decoder design approach to construct a class of (3, k)-regular LDPC codes which exactly fit to a partly parallel decoder implementation. The partly parallel decoder architecture is suitbale for efficient VLSI implementation and it has been shown that the jointly developed (3, k)-regular LDPC codes have very good performance.
UR - http://www.scopus.com/inward/record.url?scp=0035573160&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0035573160&partnerID=8YFLogxK
M3 - Conference article
AN - SCOPUS:0035573160
SN - 1058-6393
VL - 2
SP - 1232
EP - 1236
JO - Conference Record of the Asilomar Conference on Signals, Systems and Computers
JF - Conference Record of the Asilomar Conference on Signals, Systems and Computers
T2 - 35th Asilomar Conference on Signals, Systems and Computers
Y2 - 4 November 2001 through 7 November 2001
ER -